

NOVEL REVERSIBLE 16*16 WALLACE TREE MULTIPLIER USING TSG GATES

Mr.Prabakaran.T¹, Ms.Kavya.A², Ms.Kavitha.P³, Ms.Keerthana.R⁴

¹*Assistant Professor in Electronics & Communication Engineering Department, SNSCT,(India)*

^{2,3,4}*Department of Electronics & Communication Engineering, SNSCT, (India)*

ABSTRACT

*In the current era, reversible logic has emerged as a potential computing model as it afford less power consumption which makes it applicable for low power CMOS design, optical computing, quantum computing and nanotechnology. This paper describes about the implementation of reversible logic for ALU operation via TSG gate and compressor. It utilizes a 4*4 reversible gate called TSG gate which can work independently as a reversible full adder, unlike the full adder circuit designed from conventional set of gates such as AND, OR and NOT which are not reversible. A Novel reversible 4:2 compressor is also designed and used to build a novel 16*16 Wallace Tree Multiplier. With the inference of this paper, it is proved that full adder, reversible 4:2 compressor and the multiplier architectures designed using the TSG gate are beneficial than their equivalents available in literature, in terms of number of garbage outputs and reversible gates. Thus, this paper provides a foundation to build more complicated circuits without much power dissipation.*

Keywords: *Quantum Computing, Reversible Logic, Reversible Gates, TSG Gate, Wallace Tree Multiplier.*

I. INTRODUCTION

This section provides contextual meaning of reversible logic and purpose behind it.

1.1 Descriptions

With the increasing complexity of CMOS VLSI design, power dissipation has become the main area of concern in VLSI design. In 1961, it has been demonstrated by the researcher called Landauer that circuits and systems built using irreversible gates will result in power consumption and energy dissipation due to information loss in the form of bits [1]. It is proved that the loss of one bit of information dissipates $kT \cdot \log_2$ joules of heat energy where k is Boltzmann's constant and T the absolute temperature at which the computation is performed [1]. Further in 1973, Bennett showed that zero power dissipation is possible in the logic circuits only if it is composed of reversible logic

gates since the amount of energy dissipated in a system will hold a direct relationship to the number of information bits erased during computation[2]. The copy of state of the output must be present at all times which can be obtained by using the reversible logic. The voltage-coded signals have energy of $E_s = 1/2CV^2$, and this energy get dissipated whenever switching occurs in conventional (irreversible) logic implemented in modern CMOS technology. It has been shown that reversible logic helps in saving this energy using charge recovery process [22]. Reversible computation in a system can be performed only when the system comprises of reversible gates. The field of quantum computing also uses reversible logic. All quantum gates are reversible [12]. Reversible circuits can generate unique output vector (Ov) from each input vector (Iv), and vice versa, that is there is a one-to-one mapping between the input and output vectors. Thus, an $n \times n$ reversible gate can be represented as:

$$I_v = (I_1, I_2, I_3, \dots, I_n)$$

$$O_v = (O_1, O_2, O_3, \dots, O_n)$$

Classical logic gates are irreversible since input vectors states cannot be uniquely reconstructed from output vector states. There is a number of existing reversible gates such as Fredkin gate [3,4,5], Toffoli gate (TG) [3,4] and New gate (NG) [6].

1.2 Purpose of Reversible Logic

Reversible logic are of high interest in low power CMOS design [10], optical computing [11], quantum computing [12] and nanotechnology [13]. The most remarkable application of reversible logic lies in quantum computers. A balanced reversible function has half of minterms with value 1 and another half with value 0. In a n output reversible gates, the output vectors are permutation of numbers 0 to $2^n - 1$.

1.3 Major Concern In Reversible Logic

The input that is added to an $n \times k$ function to make it reversible is called Constant input (CI) and the outputs of the reversible circuits that are not used are called as Garbage outputs (GO). These garbage outputs are just used to preserve the circuit's reversibility. Quantum cost (QC) refers to the cost of the circuit in terms of the cost of a primitive gate. These parameters i.e. CI, GO, QC, have to be reduced while designing a reversible circuits. Some of the major problems with the reversible logic synthesis are the fanouts cannot be used and also feedback from gate output to input is not permitted. However fanout in reversible circuits is achieved using additional gates. A reversible circuit design should have minimum number of reversible logic gates.

II. PROPOSED CONCEPT IN REVERSIBLE LOGIC

This paper focus on the application of new reversible 4×4 TSG gate [23,24]. It can work singly as the reversible full adder. A novel reversible $4:2$ compressor is also designed from the proposed TSG gate. In addition, the optimized

adder and 4:2 compressors are used to design the novel 16*16 reversible Wallace tree multiplier. It is observed that TSG gate achieves minimized garbage outputs and minimized reversible gates, leading to high speed and low power reversible circuits. The reversible circuits proposed and designed in this work form the basis for an ALU of a primitive quantum CPU.




Figure 1. Proposed TSG gate

2.1 Proposed 4*4 Reversible Gate

The journal proposed a 4*4 one through reversible gate called TS gate (TSG) which is shown in the Figure 1. It can be noted that input pattern corresponding to a particular output pattern can be uniquely determined. The proposed TSG gate is capable of implementing all Boolean functions and can also work as a reversible full adder. Figure 2 shows the implementation of the proposed gate as a reversible Full adder




Figure 2. Proposed TSG gate as a full adder

A number of reversible full adders were proposed in [6,7,8,9]. The reversible full adder circuit in [6] requires three reversible gates (two 3*3 new gates and one 2*2 Feynman gate) and produces three garbage outputs. The reversible circuit in [7,8] requires three reversible gates (one 3*3 new gate, one 3*3 Toffoli gate and one 2*2 Feynman gate) and produces two garbage outputs. The adder circuit in [9] uses five reversible Fredkin gates and produces five garbage outputs. The proposed full adder circuit using TSG in Figure 2 uses one reversible gate that is TSG gate which produces two garbage outputs which shows that the TSG gate circuit is better than the full adder designs of [6,7,8,9]. Various full adder circuits are compared and it is given in Table 1

Table I . A Comparison of Various Reversible Full-Adder Circuits

	Number of Gates	Number of Garbage Outputs	Unit Delay
Proposed Circuit	1	2	1
Existing Circuit[6]	3	3	3
Existing Circuit[7,8]	3	2	3
Existing Circuit[9]	5	5	5

III. REVERSIBLE 4:2 COMPRESSOR

Weinberger in 1981 introduced 4:2 compressor and he called it as “4-2 carry save module”[16]. The 4:2 compressor structure actually compresses the five partial product bits into three in which four of the inputs are coming from the same bit position of the weight j while one bit is fed from the neighboring position $j-1$ (known as carry-in), The output of the 4:2 compressor consists of one bit in the position j and two bits in the position $j+1$. The structure of 4:2 compressor is shown in the figure 3




Figure 3. Logic Diagram of 4:2 Compressor

The efficiency of such a structure is higher since it reduces number of partial product bits by one half at each stage. The delay of 4:2 compressor is 3 XOR gates in series making it more efficient than using 3:2 counters i.e. full adder in a regular Wallace tree and has important feature that the interconnections between 4:2 cells follow more regular pattern than in the case of the “Wallace tree” [17,18,25]. In this paper, the 4:2 compressor is also proposed as shown in figure 4. Here, the reversible 4:2 compressor is designed from two TSG gates. The block diagram of 4:2

compressor is shown in Figure 5. Table II shows the comparison results of the 4:2 compressor using TSG with its implementation using existing reversible full adders.




Figure 4. Proposed Reversible 4:2 Compressor designed using TSG Gate




Figure 5. Block Diagram of Reversible 4:2 Compressor

Table II. A Comparison of 4:2 Compressors using Various Full adder Circuits

	Number of Reversible Gates	Number of Garbage Outputs	Unit Clock Cycle
Full Adder Using TSG	2	4	2
Existing Circuit[6]	6	6	6
Existing Circuit[7,8]	6	4	4
Existing Circuit[9]	10	10	10

IV. REVERSIBLE WALLACE TREE




Figure 7. Use of Fredkin gates to Generate Partial Products in Parallel

A multiplication operation consists of three stages: partial products generation stage, partial product addition stage, and the final addition stage [19,20,21].The second stage is the most important and determines overall speed of the multiplier. In high speed designs, the Wallace tree construction method is usually preferred to add the partial

products in a tree-like fashion. The Wallace tree is fast since the critical path delay is proportional to the logarithm of the number of bits in the multiplier.




Figure 6. Reversible 8x8 Wallace Tree Multiplier using Reversible 4:2 Compressor

4.1 Reversible Wallace Tree Construction

The Figure 6 shows the circuit diagram of reversible 8x8 Wallace tree multiplier using reversible 4:2 compressor. This paper proposes reversible 16x16 Wallace tree multiplier using the reversible TSG gate, for the multiplication of two 16 bit numbers whose answer will be in 32 bit form. The method to construct the Wallace tree considers all the bits in each four rows at a time and compress them in an appropriate manner. The Wallace tree uses 4:2 compressor and full adders to compress the partial products tree. The proposed architecture can be generalized for $n \times n$ bits. The reversible full adder and 4:2 compressor designed from the reversible TSG gate are used as the basic building blocks for the design of 16x16 Wallace tree multiplier.

The generation of all partial products of the multiplication can be done in parallel by using Fredkin gates (for ANDING the bits of the multiplier and multiplicand) as shown in Figure 7. In Stage 1, as shown in Figure 6, the partial products are added using 4:2 compressors, full adders and half adders, the S and C generated of all the blocks are arranged according to their weights. In the Stage 2, the reduced partial products are again added using 4:2 compressors, full adders and half adders. The result obtained in the stage 2 is added using a parallel adder designed from TSG gates in Stage 3 to generate the product bits $P_0, P_1, \dots, P_{31}, P_{32}$.

4.2 Evaluation of the proposed Wallace Tree Multiplier

The proposed reversible 16x16 Wallace Tree Multiplier is designed from the reversible TSG gate. This is the first attempt in literature to design the reversible 16x16 Wallace Tree Multiplier. The novelties lies in the introduction of reversible TSG gate and its implementation for designing the adder and compressor, which are latter used to design reversible Wallace Tree Multiplier. There seems to be no existing counterpart in the literature and hence no comparative study is done. It has been already proved in the earlier sections that the adder and the compressor designed from the TSG gate are the most optimized one, thus making the overall architecture of the Wallace Tree Multiplier as the most optimal one.

V. CONCLUSION

The focus of this paper is the application of a new reversible 4*4 TSG gate to design the components of a primitive quantum/ reversible ALU. The TSG gate is used to design the 4:2 compressor and a optimized adder which are later used to build a novel reversible 16x16 Wallace Tree Multiplier. It is proved that the adder and 4:2 compressor and multiplier architecture designed with the TSG gate are efficient than the their counterparts, in terms of number of reversible gates and garbage outputs, resulting in the low power consuming as well as the high speed reversible circuits. All the proposed architectures are analyzed in terms of technology independent implementations. The proposed circuit can be used for building large reversible systems. Thus, this paper provides a threshold to build more complicated reversible systems.

REFERENCES




- [1] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp.183-191, 1961.
- [2] C.H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, pp. 525-532, November 1973.
- [3] E. Fredkin, T Toffoli, "Conservative Logic", International Journal of Theor. Physics, 21(1982), pp 219-253.
- [4] T Toffoli, "Reversible Computing", Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980).
- [5] Alberto LEPORATI, Claudio ZANDRON, Giancarlo MAURI, "Simulating the Fredkin Gate with Energy based P Systems", Journal of Universal Computer Science, Volume 10, Issue 5. pp 600-619.
- [6] Md. M. N. Azad Khan, "Design of full adder with reversible Gates", International Conference on Computer and Information Technology, Dhaka, Bangladesh, 2002, pp. 515-519.
- [7] Hafiz Md.Hasan Babu, Md Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury, "Reversible Logic Synthesis for Minimization of Full Adder Circuit", Proceedings of the EuroMicro Symposium on Digital System Design (DSD '03), 3-5 September 2003, Belek- Antalya, Turkey, pp 50-54.
- [8] Hafiz Md.Hasan Babu, Md Rafiqul Islam, Syed Mostahed Ali Chowdhury and Ahsan Raja Chowdhury, "Synthesis of Full Adder Circuit Using Reversible Logic", Proceedings 17th International Conference on VLSI Design (VLSI Design 2004), January 2004, Mumbai, India, pp-757-760.
- [9] J.W.Bruce, M.A.Thornton, L.Shivakumariah, P.S. Kokate and X.Li, "Efficient Adder Circuits Based on a Conservative Logic Gate", Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02), April 2002, Pittsburg, PA, USA, pp 83-88.
- [10] G Schrom, "Ultra Low Power CMOS Technology", PhD Thesis, Technischen Universitat Wien, June 1998.
- [11] E.Knil, R.Laflamme, and G.J.Milburn, "A Scheme for Efficient Quantum Computation with Linear Optics", Nature, pp 46-52, Jan 2001.
- [12] M.Nielson and I Chaung, "Quantum Computation and Quantum Information", Cambridge University Press, 2000.
- [13] R.C. Merkle, "Two Types of Mechanical Reversible Logic", Nanotechnology, 4:114-131, 1993.
- [14] Vlatko Vedral, Adriano Barenco and Artur Ekert, "Quantum Networks for Elementary Arithmetic Operations", arXiv:quant-ph/9511018 v1, nov 1995.
- [15] Hafiz Md. Hasan babu and Ahsan Raja Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4 –Bit Parallel Adder", 18th International Conference on VLSI Design (VLSI Design 2005), January 2005, Kolkata, India, pp-255-260.
- [16] A.Weinberger, "4:2 Carry-Save Adder Module", IBM Technical Disclosure Bulletin., Vol. 23, January 1981.

- [17] V.G. Oklobdzija, D. Villeger, S.S. Liu, "A Method for speed optimized Partial Product Reduction and Generation of Fast Parallel Multipliers using and Algorithmic Approach", IEEE Transaction on Computers, Vol.45,NO 3, March 1996.
- [18] P. Stelling, C.Martel, V.G.Oklobdzija, R.Ravi, "Optimal Circuits for Parallel Multipliers", IEEE Transaction on computers, Vol. 47, No.3,pp 273-285, March 1998.
- [19] C.S.Wallace, "A Suggestion for a Fast Multiplier.", IEEE Transactions on Electronic Computers, EC-13,pp 14-17,1964.
- [20] Niichi Itoh, Yuka Naemura, Hiroshi Makino, Yasunobu Nakase, "A Compact 54x54 Multiplier with improved Wallace-Tree Structure", 1999 Symposium on VLSI Circuits Digest of Technical papers.
- [21] Niichi Itoh, Yuka Naemura, Hiroshi Makino, Yasunobu Nakase, Tsunomu Yoshihara and Yasutaka Horiba, "A 600-MHz 54x54 bit Multiplier with Rectangular-Styled Wallace Tree", JSSC, Vol.36, No.2, February 2001.
- [22] M.P.Frank, "Introduction to Reversible Computing motivation, progress and challenges", In Proceedings of the 2nd Conference on Computing Fron-Tiers, pages 385-390, 2005.
- [23] Himanshu Thapliyal and MB Srinivas,"A New Reversible TSG gate and its application for designing Efficient Adder Circuits", 7th International Symposium on Representations and Methodology of Future Computing Technologies (RM 2005), Tokyo, Japan, September 5-6,2005.
- [24] Himanshu Thapliyal and MB Srinivas "Novel Reversible TSG gate and its application for Designing Reversible Carry Look Ahead Adder and other Adder Architectures.", Tenth Asia-Pacific Computer Systems Architecture Conference(ACSAC05), Singapore, October 24-26, 2005(Accepted).
- [25] V.Oklobdzija, "High-Speed VLSI Arithmetic Units:Adders and Multipliers", in "Design of High Performance Microprocessor Circuits", Book Chapter,Book edited by A.Chandrakasan, IEEE Press, 2000.

AUTHOR'S PROFILE



Mr. Prabakaran.T, Assistant Professor in Department of Electronics and Communication Engineering, SNS College of Technology, TamilNadu.His areas of interest are wireless sensor networks and Signal Processing.

	<p>Ms.Kavya.A, Student pursuing Bachelor degree in Electronics and Communication Engineering in SNS College of Technology, Tamil Nadu. Her areas of interest are VLSI design and wireless networks.</p>
	<p>Mr.Kavitha.P, Student pursuing Bachelor degree in Electronics and Communication Engineering in SNS College of Technology, Tamil Nadu. Her area of Interest is VLSI Design.</p>
	<p>Ms.Keerthana.R, Student pursuing Bachelor degree in Electronics and Communication Engineering in SNS College of Technology, Tamil Nadu. Her area of Interest is VLSI Design.</p>