

# IMPLEMENTATION OF 8T FULL ADDER IN ARRAY MULTIPLIER

**Elancheran.J<sup>1</sup>, R.Poovendran<sup>2</sup>**

*<sup>1</sup>PG scholar in Communication Systems, Adhiyamaan College of Engineering, Hosur, (India)*

*<sup>2</sup>AP in Electronics And Communication Engg., Adhiyamaan College of Engineering, Hosur, (India)*

## ABSTRACT

*A low power and low area array multiplier with carry save adder is proposed. The conventional multiplier is synthesized with 16-T full adder, whereas the proposed multiplier is synthesized with 8-T full adder. Among Transmission Gate, Transmission Function Adder, 16-T, 10-T full adder shows energy efficiency. In the proposed 4x4 multiplier to add carry bits without using Ripple Carry Adder (RCA) in the final stage, the carries given to the input of the next left column input. Due to this the proposed multiplier shows 160 less transistor count, then cause trade off in power and area. The proposed multiplier has shown 13.91% less power, 34.09% more speed than the conventional multiplier.*

**Keywords -- Array Multiplier, Area and Energy Delay Product, CSA, Full Adder, Delay, Power**

## I. INTRODUCTION

Multiplication is an essential arithmetic operation for common Digital Signal Processing (DSP) applications, such as filtering and fast Fourier transform (FFT). To achieve high execution speed, parallel array multipliers are widely used. But these multipliers consume more power. Power consumption has become a critical concern in today's VLSI system design. Hence the designers are needed to concentrate power efficient multipliers for the design of low-power DSP systems. In recent years, several power reduction techniques have been proposed for low-power digital design, including the reduction of supply voltage, multi threshold logic and clock speed, the use of signed magnitude arithmetic and differential data encoding, the parallelization or pipelining of operations, and the tuning of input bit-patterns to reduce switching activity. A basic multiplier can be divided into three parts i) partial product generation ii) partial product addition and iii) final addition. In this paper we present a low power design methodology for parallel array multiplier using Carry Save Adder (CSA).

## II. POWER CONSUMPTION IN CMOS CIRCUITS

There are three main components of power consumption in digital CMOS VLSI circuits.

### 2.1 Switching Power

consumed in charging and discharging of the circuit capacitance during transistor switching.

## 2.2 Short-Circuit Power

consumed due to short-circuit current flowing from power supply to ground during transistor switching.

## 2.3 Static Power

consumed due to static and leakage currents flowing while the circuit is in a stable state. The first two components are referred to as dynamic power, since power is consumed dynamically while the circuit is changing states. Dynamic power accounts for the majority of the total power consumption in digital CMOS VLSI circuits at micron technology.

$$P = \sum_i V_{DD} V_{swing} C_{load} P_i + V_{DD} \sum_i I_{isc} + V_{DD} I_l \quad (1)$$

Where

$V_{DD}$ - Power Supply voltage;

$V_{swing}$  – voltage swing of the output which is ideally equal to  $V_{DD}$ ;

$C_{load}$ –load capacitance at node I;

f- System clock frequency;

$P_i$ -switching activity at node I;

$I_{isc}$ -short-circuit current node;

$I_l$ -leakage current.

Inputs			Outputs	
A	B	$C_{in}$	$C_{out}$	F
0	0	0	0	0
1	0	0	0	1
0	1	0	0	1
1	1	0	1	0
0	0	1	0	1
1	0	1	1	0
0	1	1	1	0
1	1	1	1	1

As designing a low power CMOS 1-bit full adder, the emphasis will be on these areas

- i) To reduce the total number of transistors and the total number of parasitic capacitance in internal nodes to reduce the load capacitance.
- ii) To lower the switching activity to save the dynamic power consumption.
- iii) To remove some direct paths from power supply to ground to save the short circuit power dissipation.
- iv) To balance each path in the full adder to avoid the appearance of glitches since glitches not only cause a unnecessary power dissipation but may even lead to fault circuit operation due to spurious transistor, especially in a low voltage operation system.
- v) In order to build a low-voltage full adder, all the nodes in the circuits must possess full voltage swing.
- vi) To build the low-voltage full adder design because the powers supply voltage is the crucial factor in reducing power dissipation.

### III. ADDER

A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as  $A, B$ , and  $C_{in}$ ;  $A$  and  $B$  are the operands, and  $C_{in}$  is a bit carried in from the next less significant stage. The full-adder is usually a component in a cascade of adders, which add 8, 16, 32, etc. binary numbers. The circuit produces a two-bit output sum typically represented by the signals  $C_{out}$  and  $S$ , where

$$SUM = 2 \times C_{out} + S \quad (2)$$




Fig.1 Logic Full Adder Diagram.

A full adder can be implemented in many different ways such as with a custom transistors-level circuit or composed of other gates. One example implementation is with

$$S = A \oplus B \oplus C_{in} \quad (3)$$

$$C_{out} = (A \& B) + (C_{in} \& (A \oplus B)) \quad (4)$$

In this implementation, the final XOR gate before the carry-out output may be replaced by an XOR gate without altering the resulting logic. Using only two types of gates is convenient if the circuit is being implemented using simple IC chips which contain only one gate type per chip. In this light,  $C_{out}$  can be implemented as

$$C_{out} = (A \oplus B) \oplus (C_{in} \oplus (A \oplus B)) \quad (5).$$

A full adder can be constructed from two half adders by connecting  $A$  and  $B$  to the input of one half adder, connecting the sum from that to an input to the second adder, connecting  $C_i$  to the other input and OR the two carry outputs. Equivalently,  $S$  could be made the three-bit XOR of  $A$ ,  $B$ , and  $C_i$ , and  $C_{out}$  could be made the three-bit majority function of  $A$ ,  $B$ , and  $C_i$ .

#### IV. PARALLEL MULTIPLIER

Consider the multiplication of two unsigned  $n$ -bit numbers, where  $X = x_{n-1}, x_{n-2}, \dots, x_0$  is the multiplicand and  $Y = y_{n-1}, y_{n-2}, \dots, y_0$  is the multiplier. The product of these two bits can be written as

$$P = \sum_{i=1}^{n-1} X_i \sum_{j=1}^{n-1} Y_j 2^{(i+j)} \quad (5)$$

$$X = \sum_{i=1}^{n-1} X_i 2^i \quad \text{----- Multiplicand}$$

$$Y = \sum_{j=1}^{n-1} Y_j 2^j \quad \text{----- Multiplier}$$

In the given example, 4-bit multiplier and 4-bit multiplicand, using this we can generate 4-row of partial products [6].

$X_3 \quad X_2 \quad X_1 \quad X_0$

$Y_3 \quad Y_2 \quad Y_1 \quad Y_0$

---

$X_0 Y_3 \quad X_0 Y_2 \quad X_0 Y_1 \quad X_0 Y_0$

$X_1 Y_3 \quad X_1 Y_2 \quad X_1 Y_1 \quad X_1 Y_0$

$X_2 Y_3 \quad X_2 Y_2 \quad X_2 Y_1 \quad X_2 Y_0$

$X_3 Y_3 \quad X_3 Y_2 \quad X_3 Y_1 \quad X_3 Y_0$

---

**P7-P6 P5 P4 P3 P2 P1 P0**

---

## V. METHODOLOGY

The power consumption and the total area are major factors in designing a circuit. Since transistors play a major role in designing full adder and power consumption in full adder circuits, mostly depend on number of transistors it is necessary to reduce the number of transistors as much as possible.

The initial aim is to reduce the number of transistors in full adder circuit (i.e.) from 10T to 8T in full adder circuit which will reduce total power consumed by a circuit. The method followed here is truth table reduction logic.




Fig.2 Conventional Full Adder




Fig.3 Proposed Full Adder

The proposed full adder is then implemented in array multiplier. This multiplier works in basis of carry save addition logic.

In the Carry Save Addition method, the first row will be either Half-Adders or Full-Adders. If the first row of the partial products is implemented with Full-Adders,  $C_{in}$  will be considered '0'. Then the carries of each Full

Adder can be diagonally forwarded to the next row of the adder. The resulting multiplier is said to be Carry Save Multiplier, because the carry bits are not immediately added, but rather are saved for the next stage. In the design if the full adders have two input data the third input is considered as zero. In the final stage, carries and sums are merged in a fast carry-propagate (e.g. ripple carry or carry look ahead) adder stage. The conventional array multiplier with CSA is implemented using 8-T full adder.




Fig.4 Array Multiplier with 16-T Full Adder

At first multiplier with 10 numbers of transistors has been designed and simulated. The power obtained in this transistor has been compared with conventional array multiplier.

Then an Array multiplier with 8 numbers of transistors has been designed and its power has been compared with designed Array multiplier with 10 numbers of transistors. The designed full adder and array multiplier is simulated using tanner EDTA tool and corresponding power has been generated in same software tool.

Since the power consumption and the total area are major factors in designing a circuit. Transistors plays a major role in designing and power consumption in any circuits, mostly depend on number of transistors it is necessary to reduce the number of transistors as much as possible. The proposed system is designed with less numbers of transistors; hence there will be an effective trade off in power and area of the circuits than that of the conventional Array multiplier.

## VI. SIMULATION AND RESULT

The whole circuit has designed in tanner EDTA tool and the corresponding wave form has been obtained

The proposed full adder and array multiplier with its simulated wave form is shown as,




Fig.5 Wave Form Of 8-T Full Adder




Fig.6 Proposed Multiplier With 8-T Full Adder




Fig.7 Wave Form Of 8-T Array Multiplier

Power and Energy consumptions are calculated for the conventional array and the proposed multiplier with low numbers of transistor simulated using T-Spice and the performance of the both multipliers shown in the table.

MULTIPLIER TYPE	16-T	10-T	8-T
NO. OF TRANSISTOR	320	200	160
POWER CONSUMED	3.8-E-04	2.5-E-011	1.6-E-011
AREA	LARGE	MEDIUM	SMALL

Table 1

### 6.1 TOTAL POWER

The total power of these two multipliers is calculated using tanner EDTA, T-spice tool. The proposed multiplier has shown the power improvement than that of conventional multipliers; also the proposed multiplier shows good performance due to less transistor count to avoid more leakage current.

### 6.2 TRANSISTOR COUNT

The proposed multiplier has 160 less transistor count than that of the conventional multiplier. These less count can trade off in area consumption.




Fig.8 Total Transistor Comparison






Fig.9 Power Comparison

The total power and numbers of transistor used in circuit is compared and the corresponding wave form is obtained. Relative graph is shown.

## VII. CONCLUSION

In a new design for low power, high performance and low area based array multiplier is proposed with minimal numbers of transistors. It shows the same functionality than the conventional adder. For higher bit multiplication it shows better power and area saving. For example, in the proposed 4x4 multiplier it saves 160 MOS transistors. To study the performance of the multiplier, it is synthesized with different technologies.

## REFERENCE

- [1] G.Brindha, S.Deepa, "Design of Multiplier using 10t Full Adder," IJART vol. 2 Issues 2, 2012, 45-48.
- [2] Tripti Sharma, K. G. Sharma, Prof.B.P.Singh, "High Performance FullAdder cell: A Comparative Analysis," Proceeding of the 2010 IEEE Students' Technology Symposium 3-4 April 2010, IIT Karagphur.
- [3] Monhanraj.S, Maheswari.M, "SERF and modified SERF adder for ultra-Low power design techniques," International Conference on Communication Technology and System Design 2011.
- [4] Raja, B.M.Parabu, K.Thanuskodi, "Design of low power digital Multiplier using dual threshold voltage Adder module," International Conference on Communication Technology and System Design 2011.
- [5] C.Senthilpari, Ajay Kumar Singh, K.Diwakar, "Design of a low power High performance, 8 x 8 bit using a

Shannon-based adder cell,” 2011.

- [6] Niralakalla Ravi, AnchulaSathish, Dr.TalariJayachandra Prasad and Dr.ThotaSubbaRoa, “A new design for array multiplier with trade off in Power and area, "May 2011.
- [7] C.N.Marimuthu, P.Thangaraj, “Transmission gate based high Performance low power multiplier,” Journal of Applied Science10 (23):3051-3059, 2010.