COMPARISON OF CONDITIONAL TECHNIQUES FOR IMPLICIT AND EXPLICIT PULSED-TRIGGERED FLIP-FLOPS IN TERMS OF POWER AND DELAY

Lalita Gupta\(^1\), Mrs. Sangeeta Mangesh\(^2\)

\(^1\)M.tech, \(^2\)Assistant Professor, Electronics and Communication J.S.S Academy of Technical Education Noida (India)

ABSTRACT

This paper reviews the three Conditional techniques for high performance flip-flops namely Conditional Pre-charge, Conditional Capture and Conditional Discharge. The classification of these techniques is based on how to prevent or reduce the unnecessary internal switching activities and reviewed in terms of Power and Delay. Comparison summary of flip-flops characteristics based on these techniques are specified and simulation is carried out. The simulation is carried out by TANNER EDA TOOL using 180 nm CMOS technology, 1.8V power supply and clock frequency of 250MHz is used for Single edge triggered whereas 150MHz used for double edge triggered Flip-Flops.

Index Terms: Flip-Flops, Low Power, Pulse Triggered, Digital CMOS.

I. INTRODUCTION

In the earlier, the VLSI designers were bent towards the performance and area of circuits. The power consumption was a peripheral requirement whereas reliability and cost also gained importance. Recently, power is being given equal importance in comparison to Speed and area [1]. There are four major components of power dissipation in digital circuits which are explained by following equation [5].

\[ P_T = P_{\text{switching}} + P_{\text{shortcircuit}} + P_{\text{leakage}} + P_{\text{static}} \]  \hspace{1cm} (1)

\[ P_T = \alpha C_L V_T^2 f_{\text{clk}} + V_T (I_{\text{sc}} + I_{\text{leakage}} + I_{\text{static}}) \]  \hspace{1cm} (2)

\( P_T \) Stands for total power dissipation which constitutes \( I_{\text{sc}} \), \( I_{\text{leakage}} \) and \( I_{\text{static}} \) currents and switching power dissipation. The first components represents the switching power dissipation, where \( \alpha \) denotes the transition activity factor and \( C_L \) denotes the load capacitance. The \( f_{\text{clk}} \) is clock frequency. The second component \( I_{\text{sc}} \) (short circuit) current which crop-up when both the pMOS and nMOS transistors conduct simultaneously, establishing a direct current form power supply to the ground. The leakage current, \( I_{\text{leakage}} \), is subjected by two indispensable sub-threshold current and another component is a reverse diode leakage current. The static current, \( I_{\text{static}} \), is direct current from power supply [1].

In many VLSI chips, the power dissipation of clock system composed of clock interconnection/distribution network and timing elements (such as flip-flops and latches) is often largest portion of total chip power.
consumption. The clock system accounts for 30% to 60% of total power dissipation in a system. As a consequence, the reduction of power consumption by flip-flops has a deep impact on total power consumption in a system [2].

Flip-flops and latches are the critical timing elements for storing the information in digital circuits [3]. For the clock system 90% power is consumed by flip-flops themselves and last branches of clock distribution network that drives the flip-flop directly. As a clock frequency increases, the latency of flip-flop or latch will play important role in overall cycle time period. Therefore, to achieve a design that is of high performance of power efficient, attention must be paid carefully to design of flip-flops and latches [4].

A common flip-flop with lowest power consumption, best performance and maximum robustness against noise would be an ideal component included in cell libraries. Increasing the performance of flip-flops involve power and robustness tradeoffs. So, a set of different latches and flip-flops with different performances are necessary to bind the use of more power consuming and noise sensitive elements only for smaller portion of chips with performance-critical units.

Timing parameters such as data-to-output latency and setup and hold time are important because the timing budget is getting close as clock frequency increases. Power requirement is also equally important because of power consumption increases linearly with clock frequency while the power budget of high performance portable digital system is limited. In the literature, the comparative analysis of latches and flip-flop commonly used in high performance system and deal with speed and power trade-offs. The ability to absorb the clock skew is attaining wide attention to reduce the effect of clock skew that occupies a non-negligible fraction of cycle time as clock frequency increases. The clock load imposed by flip-flop and latches is important because in high performance digital system. The power consumption contributed by clock can be as much as 45% of overall power consumption [6].

In present days, Many modern microprocessors uses master-slave and pulse-triggered flip-flops [2]. Master-slave flip-flops are built by two stages, one master and one slave and they are characterized by their hard edge property. Examples of master-slave flip-flops are push-pull D-type-flip-flop (DFF) [8], sense amplifier flip-flop (SAFF) [10], transmission gate based POWERPC 603 [7] and true single phase clocked (TSPC) flip-flops [9]. All these hard-edge flip-flops are characterized by positive set-up time, causing large D-to-Q delays. Alternatively, pulse-triggered flip-flops reduce two stages into one stage and characterized by soft-edge property and negative set-up time. The number of stages inside these pulse-triggered flip-flop and logic complexity are reduced and leading to small D-to-Q delays. One of main advantages of pulse-triggered flip-flops is that they allow time borrowing across cycle boundaries as a result of zero or even negative set-up time. Due to these timing issues, pulse triggered flip-flops provide higher performance than master-slave flip-flops.

Depending on the method of pulse generation, pulse-triggered flip-flops can be classified as implicit or explicit type. In implicit type pulse-triggered flip-flop (ip-FF), the pulse generator is a built-in logic of the latch design, and no explicit pulse signals are generated [11]. In explicit-type pulse-triggered flip-flop (ep-FF), the pulse is generated externally and the design of pulse generator and latch are separate.

At first glance, ep-FF consumes more energy due to explicit pulse generator. Explicit-pulse-triggered flip-flop (ep-FF) and implicit-pulse-triggered flip-flop (ip-FF) have different features. First, ep-FF can have pulse generator shared by neighboring flip-flops, a technique that is not straightforward use in ip-FF. This sharing can help to distributing the power overhead of the pulse generator across many ep-FF, and a system using ep-FF will
be more energy efficient than a system using ip-FF. Second, double-edge triggering is straightforward to implement in ep-FF, but it is difficult in ip-FF. In double-edge triggering, the data latching or sampling is issued at both the rising and falling edges, usually allow the clock routing network to consume less power. Third, ep-FF could have advantage of better performance as the height of the nMOS stack in ep-FF is less than that in ip-FF [2]. With this rationale, ep-FF topology is more suited for low power and high performance designs than ip-FF.

To obtain the power saving inside the flip-flop, one effective technique can be devised by common property among the various high-speed flip-flops is the utilization of dynamic structure. This dynamic property causes a lot of power to be wasted as a consequence of unnecessary internal switching activity, especially in moderate or low data activity environments. Reducing these activities can effectively result in reducing the overall power dissipation. Regarding to this, several existing techniques to reduce the internal switching activity are surveyed and classified into conditional pre-charge, conditional capture and conditional discharge techniques. This paper reviews these techniques with some associated flip-flops utilizing these techniques.

II. CONDITIONAL TECHNIQUES

2.1 Conditional Pre-Charge Technique

Fig.1 shows the general scheme of Conditional Pre-chargetechnique. This technique has been applied to low clock swing flip-flop and save both clock system power and supply power. In this technique, internal node X is pre-charge that is conditioned by the state of the output. The discharging path is controlled to avoiding the pre-charging of the internal node X when the input D remains HIGH. When input D goes to high for a long time the discharge path will be on during the evaluation period causing node X to be dischargeafter each pre-charging phase in the absence of p-MOS pre-charge control. So, p-MOS is inserted in the pre-charging path to remove the charging/discharging activities which will prevent the pre-charging of node X in case of input D is stable high. Flip-flops employ this technique such as CPFF [14], DE-CPFF(DE- dual edge) [15] and CP-SAFF (sense amplifier flip-flop) [16]; they are shown in Fig. 2(a)-(c) respectively. In CPFF and DE-CPFF, the control signal is Q whereas input data D is the control signal in CP-SAFF.
Conditional Capture Technique

Conditional capture technique is presented in [13]. This technique disables unnecessary transition to minimize the power without effecting speed or no delay penalties. Due to this, it is attractive from point of view of high performance VLSI implementations. The purpose of Conditional Capture technique is that to derive the internal nodes significant portion of power is consumed and output remains same. This technique is based on clock gating idea. This technique shown in Fig.3.
Conditional capture technique is mostly applied for implicit pulse triggered flip flop such as CCFF [12] and im-CCFF [14] which are shown in Fig. 4(a) and (b), respectively. Flip flops in this technique feature a transparent window which is used to sample the input. Transparency window, generated by an implicit pulse generator, is determined by the time when both clocked transistors are on at the same time. The output depend on the input means output Q will be HIGH when input is HIGH. This output state can be used to close the transparent window as long as it is HIGH, preventing the unnecessary activities of the internal nodes X. The clock gating in the conditional capture results in redundant power consumed by the gate controlling the delivery of delayed clock to the flip flop. As a consequence, Conditional pre-charge technique is better than Conditional Capture technique in terms of the Energy-Delay-Product (EDP) means it reduces the EDP but the conditional pre-charge technique can only be applied for implicit flip flop.

![Fig. 4. (a) CCFF and (b) im-CCFF.](image)

### 2.3 Conditional Discharge Technique

Power saving approach, the clock gating used in Conditional Capture technique results in redundant power consumed by the gate controlling of delivery of delayed clock to the flip flop but Conditional Pre-charge technique outperformed the Conditional Capture technique because of reducing in EDP [13] and also Conditional Pre-charge technique has been applied only for implicit-FF and difficult to use for double-edge
triggering mechanism. So to overcome these limitations, a new technique Conditional Discharge technique has been used for both implicit as well as explicit pulse triggered flip flop. In this technique, discharge path is controlled by eliminating the extra switching activity when input is stable HIGH. Fig. 5 shows the idea of Conditional Discharge technique. CDFF [2] uses a pulse generator which is suitable for the double-edge sampling. It has two stages. First is responsible for LOW-to-HIGH transition whereas second is responsible for HIGH-to-LOW transition.

Fig. 6 Conditional Discharge Dual-Edge Triggered Flip-Flop, CDFF
An n-MOS transistor controlled by Qb is inserted in the discharge path of the stage with high switching activity. When input goes to LOW-to-HIGH transition, the output Q changes to HIGH and Qb to LOW. This transition at the output switches off the discharge path of the first stage to prevent it from discharging when the input is stable HIGH. CDFF features less switching noise generation which is very important issue in mixed signal circuits.

III. EXPLICIT PULSE TRIGGERED FLIP FLOP
Pulse triggered flip-flop (Soft –edged) outperform the Master-slave flip-flop (Hard-edged) flip-flop as they provide negative setup time and small D-to-Q delays which help not only in reducing the delay penalty these flip-flop incur on cycle time but also help on absorbing the clock skew [17], [18], [19]. In general ep-FF has
more energy efficient due to explicit pulse generator than ip-FF and do not have any performance advantages over ip-FF [20]. However, the pulse generator power dissipation overhead distributed among a group of flip-flops. Moreover, where double-edge triggered flip-flops are considered to reduce the power dissipation of the clock distribution network [22], the ep-FF is more suitable.

Ep-DCO (explicit pulsed data closed-to- output) flip-flop is the one of the example of ep-FF. it is measured as one of the fastest flip-flop due to its semi-dynamic nature [20]. Where, to achieve a very small flip-flop delay, it is well suited for high-performance flip-flop applications. Fig.7 shows the schematic diagram of single-edge ep-DCO flip-flop; its semi-dynamic structure consists of two stages: first is dynamic and second is static stage. The pulse generator drives the pre-charge transistor P1 and two evaluation transistor N2 and N3. The N1 serves to capture the input data when the clock pulse is generated or at the rising edge of the clock, N2 and N3 transistor are ON for a short time, which equal the delay is created by pulse generator. The flip-flop is transparent and the input data transfer to the output. After the transparent period, the pulls down path in both stages are OFF via the same transistors, N2 and N3. Hence any change at the input cannot be passed to the

![Fig.7 Single Edge Triggered Explicit-Pulsed Flip-Flop, ep-DCO](image)

output. There are some disadvantages of ep-DCO flip-flop. There is lot of power consumed at the internal node X and due to frequent charging and discharging of node in each clock cycle causes glitches to create at the output. These glitches propagate increase the switching power consumption but also cause the noise problems that may cause the system out of order.

**IV. SIMULATION**

Extensive simulation for all flip-flops has been performed in a 180nm CMOS technology at room temperature using TANNER EDA TOOL. The supply voltage is 1.8 V. The clock frequency of 250 MHz is used for single-edge triggered flip-flops whereas a 125 MHz frequency is used for double-edge triggered flip-flops.
V. RESULTS AND COMPARISON OF CONDITIONAL TECHNIQUE BASED FLIP-FLOP CHARACTERISTICS

Table 1. Shows the simulation results of Conditional technique based flip flops in terms of power, delay and power-delay-product (PDP). In view of delay, CDFF and ep-DCO have smallest delay because ep-DCO has less nMOS stack height than CCFF and CPFF; CDFF uses double edge triggering, generally has better driving ability to help small delay.

Table 1. Comparing the Flip-Flop Characteristics in Terms of Delay, Power and PDP.

<table>
<thead>
<tr>
<th>Flip-flops</th>
<th># of Tr.</th>
<th># of clocked Tr.</th>
<th>Delay (ps)</th>
<th>Power (uW)</th>
<th>PDP (fJ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>imCCFF</td>
<td>32</td>
<td>12</td>
<td>244.71</td>
<td>23.93</td>
<td>5.85</td>
</tr>
<tr>
<td>CP-SAFF</td>
<td>24</td>
<td>3</td>
<td>474.95</td>
<td>24.35</td>
<td>11.5</td>
</tr>
<tr>
<td>epDCO</td>
<td>26</td>
<td>15</td>
<td>170.61</td>
<td>25.94</td>
<td>4.42</td>
</tr>
<tr>
<td>CPFF</td>
<td>23</td>
<td>12</td>
<td>165.29</td>
<td>22.89</td>
<td>3.78</td>
</tr>
<tr>
<td>DE-CPFF</td>
<td>33</td>
<td>21</td>
<td>226.15</td>
<td>22.61</td>
<td>5.11</td>
</tr>
<tr>
<td>CCFF</td>
<td>26</td>
<td>13</td>
<td>167.02</td>
<td>24.26</td>
<td>4.05</td>
</tr>
<tr>
<td>CDFF</td>
<td>28</td>
<td>15</td>
<td>164.14</td>
<td>22.49</td>
<td>3.69</td>
</tr>
</tbody>
</table>

In view of power consumption, CDFF consumes less power while ep-DCO consume more power since unnecessary switching activity exists at internal nodes.

In view of PDP comparison, CDFF has smallest PDP; CP-SAFF has largest PDP because it has largest delay. Due to complexity within CCFF and im-CCFF, their PDP are more than CDFF.

VI. CONCLUSION

In this paper, conditional internal activity flip-flops are reviewed and their simulation obtained in terms of power, delay and PDP. Power optimization and estimation are needed to formulate the low power application which is required for current and future VLSI design.

REFERENCES


