

SINGLE PHASE HYBRIDIZED NINE-LEVEL INVERTER

K.Sudharshan¹, Bhanutej Jawabu Naveez²

¹Associate professor, Dept of EEE, Khader Memorial College of Engineering & Technology,
JNTUH, TS (India)

²Assistant Professor, Dept of EEE, VBIT, Hyderabad, JNTUH, TS (India)

ABSTRACT

The main objective of this paper is to analyze two different types of nine level inverters. This paper depends on the multilevel converters with multiple numbers of DC sources and presents cascaded H-bridge nine level inverter and multi string nine level inverter topologies with four input DC sources. The purpose of this paper is to show the differences between these two converters in terms of modulation scheme, switching losses. These comparisons were never made between cascaded H-bridge multi-level converter (CHBMC) and multi string multi-level inverter (MMC). The modulation schemes and the determination of unipolar PWM modulation signals of these two converters are discussed. The switching losses between these two converters are also discussed. Simulation and experimental results of the two converters validate the proposed analysis.

Keywords: Multilevel inverter, LS - PWM, modulation index.

I. INTRODUCTION

In the last few years, the necessity of increasing the power level in the industry has sustained the continuous development of multilevel converters due to their capability of handling voltages up to 6.9kv and power of several megawatts. Since the presentation of multilevel cascade H-bridge (CHBMC) in 1975 [2], the converter has received much research attention due to their several advantages compared to other multilevel converter topologies in terms of simplicity, modularity, reliability and the number of levels with a minimum number of power semiconductor devices. Environmental friendly distributed energy resources (DERs) are very well desired in the light of global warming and climate change. The integrating interface converters of DERs are used for photovoltaic panels (PV), wind power, micro turbines and fuel cells. These converters deliver electric power in terms of high efficiency and reliability. Multi-level inverters are generally used as an interface between the photovoltaic panels and the utility grid. So there is a need to find the effective converter that can be used as an interface. When compared with the present available multi-level converters, the both cascaded H-bridge (CHBMC) and multi string multi-level inverters (MMC) would be better and efficient interfaces.

The CHBMC has been employed to develop different applications, such as synchronous rectifiers, inverters, STATCOM, active filters, renewable energy integration systems, motor drives, etc. Moreover, specific control strategies and modulation techniques, associated with those applications, have been designed for this converter configuration. The behavior of the CHBMC during transient and steady-state operations can be estimated from

the model of the inverter. Multi-level cascaded H-bridge single phase DC-AC converter with reduced voltage ripple can be an advantageous utility as an interface between the photovoltaic panels and the utility grid.

II. TOPOLOGIES OF CASCADED H-BRIDGE AND MULTI STRING NINE-LEVEL INVERTERS CHBMC

A multilevel cascaded inverter consisting of four H bridges is shown in Fig. 1. The individual output voltages of the each cells are V_{abi} , and T_{api} , T_{bpi} and T_{ani} , T_{bni} are the switching functions of the upper and lower switches, respectively (where $i=1, 2, 3$ and 4). The equations for the output voltages of individual cells in terms of input DC voltages are given as follows.

$$\begin{aligned} V_{ab1} &= V_{dc1}(S_{ap1} - S_{bp1}), \\ V_{ab2} &= V_{dc2}(S_{ap2} - S_{bp2}), \\ V_{ab3} &= V_{dc3}(S_{ap3} - S_{bp3}), \\ V_{ab4} &= V_{dc4}(S_{ap4} - S_{bp4}) \end{aligned} \quad (1)$$

Therefore $V_{AB} = V_{ab1} + V_{ab2} + V_{ab3} + V_{ab4}$

$$V_{AB} = \left[\begin{aligned} &V_{dc1}(S_{ap1} - S_{bp1}) + V_{dc2}(S_{ap2} - S_{bp2}) \\ &+ V_{dc3}(S_{ap3} - S_{bp3}) + V_{dc4}(S_{ap4} - S_{bp4}) \end{aligned} \right] \quad (2)$$

The equations for the input currents are also given by

$$\begin{aligned} I_{s1} &= I_{o1}(S_{ap1} - S_{bp1}), \\ I_{s2} &= I_{o2}(S_{ap2} - S_{bp2}), \\ I_{s3} &= I_{o3}(S_{ap3} - S_{bp3}), \\ I_{s4} &= I_{o4}(S_{ap4} - S_{bp4}) \end{aligned} \quad (3)$$

Where I_{o1} , I_{o2} , I_{o3} , I_{o4} are the individual output currents from each inverter cell. $I_{o1} = I_{o2} = I_{o3} = I_{o4}$ when the cells are connected in cascade.




Fig.1. Four level cascaded H-bridge converter

III. MODULATION PROCESS

CHBMC (Phase Shifted PWM):

Consider an ‘n’ level converter, then the total number of switches in ‘n’ level converter are $2(n - 1)$. For generating the carrier based PWM, minimum two modulation signals and $(n-1)/2$ carrier waveforms are required. The modulation strategy developed in this work is a phase shifted unipolar pulse width modulation scheme. The two legs of the full-bridge inverter are controlled separately by comparing a high frequency triangular carrier with two line frequency modulating signals which are displaced by 180° out of phase from each other. As shown in Fig. 2, m_{ai} , m_{bi} are the modulation signals for each leg of the single inverter. T_1, T_2, T_3 and T_4 are the triangle carrier signals corresponding to each H-bridges and they all are displaced by 45° from each other.

Each switching pulses are generated as follows

$$\begin{aligned}
 S_{api} &= 1 \text{ if } m_{ai} > T_i \text{ and } 0 \text{ otherwise} \\
 S_{bpi} &= 1 \text{ if } m_{bi} > T_i \text{ and } 0 \text{ otherwise} \\
 S_{ani} &= 1 \text{ if } m_{ai} < T_i \text{ and } 0 \text{ otherwise} \\
 S_{bni} &= 1 \text{ if } m_{bi} < T_i \text{ and } 0 \text{ otherwise}
 \end{aligned}$$

Where $i=1, 2, 3$ and 4




Fig. 2. Modulation Scheme of CHBMC

MULTI STRING MC (Level Shifted PWM):




Fig. 3. Modulation Scheme of multi string mc

For modulation scheme, level shifted carrier based PWM is used. In level shifted PWM, the carrier waveforms are one above another with equal amplitude. If the switching pulses of switches in one leg are generated, then their complementary will be respectively the switching pulses of switches in another leg. The generation of switching pulses ifollows:

$$S_{ap} = \begin{cases} 1 & \text{when } \begin{pmatrix} Tr_1 < M_p < Tr_2 \text{ for } M_p > 0, \\ M_p > Tr_3, M_p < Tr_4 \text{ for } M_p < 0 \end{pmatrix} \\ 0 & \text{when } \begin{pmatrix} M_p > Tr_1, M_p < Tr_2 \text{ for } M_p > 0, \\ Tr_3 < M_p < Tr_4 \text{ for } M_p < 0 \end{pmatrix} \end{cases}$$

$$S_{an} = \begin{cases} 1 & \text{when } M_p > Tr_2 \text{ for } M_p > 0 \text{ and } M_p > Tr_3 \text{ for } M_p < 0 \\ 0 & \text{when } M_p < Tr_2 \text{ for } M_p > 0 \text{ and } M_p < Tr_3 \text{ for } M_p < 0 \end{cases}$$

$$S_{ar} = \begin{cases} 1 & \text{when } M_n > 0 \\ 0 & \text{when } M_n < 0 \end{cases}$$

$$S_{ao} = \begin{cases} 1 & \text{when } M_n < Tr_2 \text{ for } M_n > 0 \text{ and } M_n < Tr_3 \text{ for } M_n < 0 \\ 0 & \text{when } M_n > Tr_2 \text{ for } M_n > 0 \text{ and } M_n > Tr_3 \text{ for } M_n < 0 \end{cases}$$

$$S_{ar} = \begin{cases} 1 & \text{when } \begin{pmatrix} Tr_3 < M_n < Tr_4 \text{ for } M_n < 0, \\ M_n < Tr_2, M_n > Tr_1 \text{ for } M_n > 0 \end{pmatrix} \\ 0 & \text{when } \begin{pmatrix} Tr_1 < M_n < Tr_2 \text{ for } M_n > 0, \\ M_n > Tr_3, M_n < Tr_4 \text{ for } M_n < 0 \end{pmatrix} \end{cases}$$

Where M_p and M_n are the modulation signals and Tri_1, Tri_2, Tri_3 and Tri_4 are the four carrier waveforms used to generate switching pulses by level shifted carrier based PWM. The modulation signals and carrier waveforms can be seen in Fig. 3.

IV. SIMULATION RESULTS

CHBMC:




Fig 4: Input current source




Fig. 5. Individuall cell voltages of CHBMC

The proposed modulation scheme is implemented on four cell cascaded H-Bridge Multi level converter. Simulation Results are done on Four cell cascaded H-Bridge Single phase AC-Dc converter is used to generate AC voltage when each of four cell is fed with 50v dc.




Fig. 6. Overall output voltage of CHBMC




Fig. 7. Experimental waveform of Individual cell voltages of CHBMC




Fig. 9. Experimental waveform of overall output voltage of CHBMC

Fig. 5, and Fig. 6 shows the simulation results of individual output voltage of each cell and the overall output voltage of the inverter based on the proposed method.

Fig. 7, and Fig. 8 validate the simulation results of individual output voltage of each cell and the overall output voltage of the inverter. The Fourier spectrum analysis of the overall output voltage is seen in Fig. 9. As we can

see from this Fourier spectrum that the harmonic magnitude of the 3rd, 5th, 7th and 9th harmonics is less than 0.05% of fundamental voltage. Therefore, this result verifies that the modulation indices calculated based on the proposed technique results in the minimization of harmonics.




Fig. 10. Experimental waveform of Output voltage of multi string ninelevel converter

IV CONCLUSION

This paper presents two single-phase DC-AC multi-level converters which utilizes same number of DC sources. The topologies of both the inverters are presented and compared. The phase shift carrier based PWM for CHBMC and level shift carrier based PWM for multi string multi-level converters are also presented. The unipolar PWM modulation signals using double Fourier series for CHBMC and double Fourier series approximation of switching functions for multi string multi-level converter are determined. The switching losses between two converters are approximated and are also compared. Simulation and experimental results of both the converters are carried out and they validate each other and also the proposed analysis. The only disadvantage with this type of converter when compared with cascade H bridge multi-level converter is rating of middle switches which should be twice of other four switches.

REFERENCES

- [1] S. Alepuz, S. Busquets-Monge, J. Bordonau, J. Gago, D. Gonzalez and J. Balcells, "Interfacing renewable energy sources to the utility grid using three-level inverter," *IEEE Transaction on Industrial Electronics*, vol. 53, no. 5, pp. 1504 – 1511, Oct. 2006.
- [2] S. Vazquez, J. I. Leon, Leopoldo G. Franquelo, Jose J. Padilla, and Juan M. Carrasco, "DC-Voltage-Ratio Control Strategy for Multilevel Cascaded Converters Fed With a Single DC Source," *IEEE Transaction on Industrial Electronics*, vol. 56, no. 7, pp. 2513-2521, Jul. 2009.
- [3] J. Rodriguez, J. S. Lai and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Transaction on Industrial Electronics*, vol. 49, no. 4, pp. 724 – 728, Aug. 2002.
- [4] C. L. Chen, Y. Wang, J. S. Lai, Y. S. Lee, and D. Martin, "Design of parallel inverters for smooth mode transfer micro grid applications," *IEEE Transactions on Power Electronics*, vol. 25, no. 1, pp. 6–15, Jan. 2010.

- [5] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless single-phase multilevel-based photovoltaic inverter," *IEEE Trans. Industrial Electronics*, vol. 55, no. 7, pp. 2694-2702, Jul. 2008.
- [6] J. Rodriguez, J. S. Lai and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Transaction on Industrial Electronics*, vol. 49, no. 4, pp. 724 – 728, Aug. 2002.
- [7] D. G. Holmes and T. A. Lipo, *Pulse width modulation for power converters*, New York: Wiley, 2003.
- [8] H. Iman-Eini, J. L. Schanen, S. Farhangi and J. Roudet, "A modular strategy for control and voltage balancing of cascade H-bridge rectifiers," *IEEE Transaction on Industrial Electronics*, vol. 23, no. 5, pp. 2428 – 2442, Sep. 2008.
- [9] P. Lezana, J. Rodriguez and J.A. Oyarzun, "Cascaded multilevel inverter with regeneration capability and reduced number of switches," *IEEE Transaction on Industrial Electronics*, vol. 55, no. 3, pp. 1059 – 1066, Mar. 2008

Author's Profile:



Sudharshan Kotha is working as an Associate professor in KHADER Memorial College of Engineering & Technology, He has completed M.Tech from JNTUH Campus, he has 8 years of teaching experience, his interest of areas in research is power electronics and its applications.



Bhanutej Jawabu naveez is working as an Assistant professor in VBIT, Hyderabad, He has completed his B.Tech, M.Tech from JNTUH, Currently pursuing PhD at VIT University Vellore, he has 5 years of teaching experience, his research are power electronics converters, multilevel inverters for grid connected PV applications.