

A BINARY TO EXCESS-1 CODE CONVERTER TECHNIQUE TO DESIGN A LOW POWER AND AREA EFFICIENT CARRY SELECT ADDER

Rachbathuni Harish¹, S.Vidyarani², L. Srinivas Reddy²

¹M. Tech Scholar (VLSI), Nalanda Institute of Engg and Tech. (NIET),
Siddharth Nagar, Guntur, A.P. (India)

²Associate. Professor (ECE), Nalanda Institute of Engg and Tech. (NIET),
Siddharth Nagar, Guntur, A.P. (India)

³Assistant. Professor (ECE), Nalanda Institute of Engg and Tech. (NIET),
Siddharth Nagar, Guntur, A.P. (India)

ABSTRACT

Generally the fastest processing adders are used to perform fast arithmetic functions in many data processing processors. Carry select adder (CSLA) is also comes under the fastest adders list. The structure of CSLA looks simple and it reduces the main factors like area and power consumption. It uses an efficient gate-level modification for the significant reduction in area and power consumption of Carry select adder. Newly 8-B, 16-B, 32-B and 64-B square root carry select adder (SQRT CSLA) architectures have been developed based this new significant and efficient gate-level modification and compared those developed architectures with the existed regular SQRT CSLA with slight increase in the delay. This is designed by using Verilog HDL and synthesized on XILINX tool. The result of the proposed structure proves that it is better than regular existed CSLA.

Keywords— CSLA, Binary to Excess One Logic, XOR Logic, Delay Calculation of BEC Logic

I. INTRODUCTION

In VLSI to design a system, we need to satisfy the main factors of area, power consumption and speed. This is only the critical and achievable task for VLSI designer. In digital adders, the speed is limited where the carry generated from the addition must propagate through the addition, the addition of present two bits have to be wait until the completion of addition of previous bits and to get the carry from that previous addition. This CSLA can be widely used in many DSP systems because to make the computation easy by independently generating multiple carries and after that select a carry to generate sum. It takes more area for ripple carry adder (RCA) which generates partial sum and carries by considering $C_{in} = 0$ and $C_{in} = 1$. So, it won't be a efficient area system. The final outputs sum and carry are selected by the multiplexers.

In the regular CSLA, the ripple carry adder is replaced by the Binary to Excess 1 converter (BEC) with $C_{in} = 1$ to achieve lower area and power consumption techniques. The main reason to get this idea of using BEC is the number of logic gates required is lesser than the n-bit full adder.

The information regarding sections as follows: In section II, Basic adder blocks-delay and area evaluation. In section III, the structure and function of BEC (Binary to Excess-1 converter). Area and delay evaluation of

regular and modified 16-B SQRT CSLA has explained in section IV and V respectively. Implementation and results have displayed in section VI and final result has explained in section VII.




Fig 1: Delay and Area Evaluation of an XOR-Gate

II. BASIC ADDER BLOCKS-AREA AND DELAY EVALUATION

Adder- block	Delay of block	Area of block
XOR_gate	3	5
2:1 Multiplexer	3	4
Half adder block	3	6
Full adder block	6	13

TABLE I

Implementation of XOR gate using AND, OR and NOT gates as structured in fig 1. In between dotted lines, have combination of logic gates runs the operation in parallel. The numbers expressed near gates are the delays have contributed by these gates. Coming to the delay and area evaluation, all the logic gates made up of AND, OR and NOT gates. The delay has declared as 1 unit and area also as 1 unit. Here we add up the all AOI gates present in the longest path of a logic circuit to know the maximum delay of the circuit. The total number of AOI gates present in the logical block is declared as the area of that particular circuit. AOI represents AND, OR and Inverter gates.

Based on this criterion, the CSLA adder blocks of full adder (FA), half adder (HA) and 2:1 MUX has evaluated and listed below in TABLE I.

III. STRUCTURE AND FUNCTION OF BEC

We have already discussed that BEC is using to decrease the area and power consumption of the regular CSLA replacing RCA with $C_{in} = 1$. Here we need to replace the n -bit RCA with $n+1$ -bit BEC. The structure of 4-B BEC is drawn in fig 2 and the function of it have explained in TABLE II.




Fig 2: 4-B BEC




Fig 3: 4-B BEC With Multiplexer

The basic function of the CSLA using BEC along with a multiplexer can be illustrated as in fig 3. One input is applied from any one of the B0, B1, B2, B3 and another one input is gets from the output of BEC output. Those two inputs of multiplexer are partial results and the multiplexer need to select one from it using selection line (control signal) C_{in} . The importance of BEC is the area of the design must reduces at great extend when we are going to use large number of bits for design of CSLA.

[3:0] B	[3:0] X
0 0 0 0	0 0 0 1
0 0 0 1	0 0 1 0
0 0 1 0	0 0 1 1
⋮	⋮
1 1 0 1	1 1 1 0
1 1 1 0	1 1 1 1
1 1 1 1	0 0 0 0

Table II: Functionality of the 4-B BEC

The Boolean expressions of the 4-B Binary to Excess 1 converter as displayed below.

$$X0 = \sim B0$$

$$X1 = B0 \wedge B1$$

$$X2 = B2 \wedge (B0 \& B1)$$

$$X3 = B3 \wedge (B0 \& B1 \& B2)$$

IV. AREA AND DELAY EVALUATION OF THE REGULAR 16-B SQRT CSLA

The regular 16-B SQRT CSLA has illustrated in fig 4. In this figure we can observe that there is five groups of RCAs with different sizes. The area and delay evaluation of each RCA group has shown in fig 5. Here the delays are specified in bracket, symbolized as '[]', example sum2 requires 10 and sum3 requires 11. The below steps have considered in the evaluation.

1. The group 2 has two 2-B RCAs. All the delay values have considered from the TABLE I, the arrival time of selection input $c1$ of multiplexer 6:3 is $[time = 7]$ and it reaches the multiplexer earlier than $s3$ $[time = 8]$ and later than another input $s2$ $[time = 6]$. Thus, the output $sum3$ $[t = 11]$ is calculated as the summation of $s3$ and $MUX[t = 3]$, another output $sum2$ is the summation of $c1$ and MUX .




Fig 4: Regular 16-B SQRT CSLA





Fig 5: Delay and area evaluation of regular SQRT CSLA
(a) Group 2 (b) Group 3 (c) Group 4 (d) Group 5



Here, F indicates FULL ADDER

2. The arrival time of data outputs from the RCA's are always lower than the arrival time of MUX selection input except one group i.e., Group 2. The delay of all groups except Group 2 have displayed below as follows respectively.

$$\{C6, Sum [6:4]\} = C3 [t = 10] + MUX$$

$$\{C10, Sum [10:7]\} = C6 [t = 13] + MUX$$

$$\{Cout, Sum [15:11]\} = C10 [t = 16] + MUX$$

3. In Group 2, one set of 2-B RCA has 2 full adders for $C_{in} = 1$ and the other set has one full adder and one half adders for $C_{in} = 0$. The total number of gate counts has determined below based on Table I, contained area count.

$$\text{Gate count} = 57 \text{ (FA + HA + MUX)}$$

$$\text{FA} = 39 \text{ (3*13)}$$

$$\text{HA} = 6 \text{ (1*6)}$$

$$\text{MUX} = 12 \text{ (3*4)}$$

4. Similarly, in the Table III, the maximum estimated area and delay values of the other groups of the regular SQRT CSLA have listed.

Table III
Delay and Area Count of Regular SQRT CSLA

Group	Delay	Area
Group 2	11	57
Group 3	13	87
Group 4	16	117
Group 5	19	147

V. METHODOLOGY OF DELAY AND AREA EVALUATION OF MODIFIED 16 B SQRT CSLA

The modified structure uses BEC in place of RCA with $C_{in} = 1$. The proposed structure of modified 16-B SQRT CSLA has shown in below figure 6. Here also same as the regular structure split the total structure into 5 groups and the delay and area estimation values as shown in figure 7.

The following steps are gives us the clarity and most important to the evaluation,

1. The group 2 (fig. 7(a)) has one 2-B RCA, it contains 1 FA and 1 HA for $C_{in} = 0$ and the other 2-B RCA with $C_{in} = 1$ is replaced by 3-B BEC. This change adds 1 to 2-B RCA. Based on delay values taken from the Table I, the arrival time of 6:3 MUX selection input $c1$ ($time = 7$) is earlier than the $s3$ ($time = 9$) and the $c3$ ($time = 10$) and later than the $s2$ ($time = 4$). Thus, the output $sum3$ is depends on $s3$ and MUX and coming to $c3$ (output from the MUX) is depends upon the partial $c3$ (input to the MUX) and MUX . Finally the $sum2$ depends on $c1$ and MUX .

2. The arrival time of selection input of MUX is always greater than the arrival time of other inputs from the BEC. From this it is clear that the delay of remaining groups except groups is depends on the arrival of MUX selection input and the MUX delay.

3. The area evaluation of Group 2 has stated below:

$$\text{Gate count} = 43 (\text{FA} + \text{HA} + \text{MUX} + \text{BEC})$$

$$\text{FA} = 13 (1*13)$$

$$\text{HA} = 6 (1*6)$$

$$\text{AND} = 1$$

$$\text{NOT} = 1$$

$$\text{XOR} = 10 (2*5)$$

$$\text{MUX} = 12 (3*4)$$

Table IV
The Count of Modified SQRT CSLA - Delay and Area

Group	Delay	Area
Group 2	13	43
Group 3	16	61
Group 4	19	84
Group 5	22	107

4. Similar to the Table III, the estimated delay and area values of modified 16-B SQRT CSLA are listed in TABLE IV, is drawn above.




Fig 6: THE MODIFIED STRUCTURE OF 16-B SQRT CSLA






Fig 7: Delay and Area Evaluation of Modified 16 B SQRT CSLA


(a) Group 2 (b) Group 3 (c) Group 4 (d) Group 5
H is a half adder and  indicates BEC

VI. SIMULATION RESULTS

In this paper we are designing the carry select adder with Verilog HDL and synthesised in Xilinx ISE 13.2 i. The synthesis reports prove that proposed adder consuming low power with compared to the conventional adder.



Carry Select Adder With BEC LOGIC:



VII. CONCLUSION




In this paper we are presenting a new method of carry select adder which reduces power. While adding higher orbits, we are using the excess one converter to reduce the hardware complexity. This adder is designed using Verilog HDL and synthesised in Xilinx ISE 13.2i

VIII. REFERENCES

- [1] O. J. Bedrij, "Carry-select adder," IRE Trans. Electron. Comput., pp. 340–344, 1962.
- [2] B. Ramkumar, H.M. Kittur, and P. M. Kannan, "ASIC implementation of modified faster carry save adder," Eur. J. Sci. Res., vol. 42, no. 1, pp. 53–58, 2010.
- [3] T. Y. Ceiang and M. J. Hsiao, "Carry-select adder using single ripple carry adder," Electron. Lett., vol. 34, no. 22, pp. 2101–2103, Oct. 1998.

- [4] Y. Kim and L.-S. Kim, “64-bit carry-select adder with reduced area,” Electron. Lett., vol. 37, no. 10, pp. 614–615, May 2001.
- [5] J. M. Rabaey, Digital Integrated Circuits—A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 2001.
- [6] Y. He, C. H. Chang, and J. Gu, “An area efficient 64-bit square root carry-select adder for lowpower applications,” in Proc. IEEE Int. Symp. Circuits Syst., 2005, vol. 4, pp. 4082–4085.
- [7] Cadence, “Encounter user guide,” Version 6.2.4, March 2008.

AUTHOR DETAILS

	RACHABATHUNI HARISH , Pursuing M.tech (VLSI) from Nalanda institute Of Engineering and Technology (NIET), Siddharth Nagar, Kantepudi village, satenepalli Mandal, Guntur Dist., A.P, INDIA His area of interest include low power and low area VLSI applications
	S.VIDYARANI , she received master degree in VLSI. Her area of interest include Low power VLSI system design. Currently she is working as Associate professor (ECE) from Nalanda institute of Engineering and Technology (NIET), Siddharth Nagar, Kantepudi village, Satenepalli Mandal, Guntur Dist, A.P,
	L.SRINIVAS REDDY , He completed his post-graduation in DECS. His area of interest includes digital electronics, digital communication, digital system design and VLSI technology and design. His research areas are optimal communication technology. He is currently working as Asst.professor (ECE) from Nalanda institute of Engineering and Technology (NIET), Siddhartha Nagar, Kantepudi village, Satenepalli Mandal. Guntur Dist., A.P,