

DESIGN OF A LOW POWER MICRO UART DESIGN WITH ASYNCHRONOUS DATA TRANSFER FOR DATA ACQUISITION RELEVANCES

Orsu Siva Kumari¹, A. Narasimha Reddy², L.Srinivas Reddy³

¹ M.Tech Scholar (VLSI), ² Asst. professor (ECE), ³ Assistant. Professor (ECE)
Nalanda institute of Engineering and Technology(NIET), Siddharth Nagar, Guntur, A.P. (India)

ABSTRACT

In this paper presenting a low power UART which was developed by using clock gated scheme and asynchronous techniques. UART is communication protocol which establishes communication between the peripherals to the remote embedded systems. UART will operate based on the fixed frequencies with sampling the data. Clock gated UART will consume considerable amount of power, asynchronous UART will consume small portion of power consumed by the clock gated UART. We have developed UART using Verilog hardware description language. This design is synthesised in Xilinx ISE 13.2.

Key Words: Asynchronous UART, Synchronous And Clock Gated UART.

I. INTRODUCTION

Universal asynchronous receiver and transmitter referred to as UART. It is a communication protocol which will make conversion from the parallel stream of data to serial stream of data over a communication link. This protocol reveals that communication will occur at predefined frequency. The devices on the communication link will generate its own frequencies independently. Any new events may occur asynchronously with the local clock. This needs that an input data stream has to be sampled even though the devices on link has slight difference in the frequency from the predefined frequency. Sampling can be achieved by having local clock signal which is having frequency greater than the channel sampling rate. UART is a communication protocol usually used for the communication with slow peripherals. This design includes that full duplex asynchronous serial communication system used mostly to realize general serial bus protocols like RS485, RS 232, and RS422. The synchronous design is built from the this clocked design by making control modification to the clocked data path.

This work provides whether the simple clocked UART hardware protocol can be advantageously implemented using asynchronous design techniques. Power reduction is the aimed advantage because performance revealed by the protocol. By providing clocked design, the receiver has to continuously sample the serial input line at high frequency internal clock to identify start of new transmission. The asynchronous design does not need to sample the incoming serial input line, instead it will reactively respond to the arrival of new transmission initiation. This was the basis for the expected advantage study. The second section deals with the existing synchronous clocked design. Section iii deals with the design of asynchronous design of UART

II. LITERATURE REVIEW

In this section we will see how the synchronous design of UART is changed to asynchronous UART here we discuss about synchronous UART .

2.1 Relative Timing

Timing is the basic difference in both clocked and asynchronous designs. The impact of time on a system is to arrange and sequence orders. In this paper we have taken real time methodology into consideration to represent the sequencing that timing imposes on circuits. At this timing methodology comprises of common timing reference and a pair of events that are properly ordered in time for exact circuit operation. We refer that common reference point as point of divergence POD, ordered events called point of convergent poc.

2.2 Asynchronous Design Flow

The asynchronous design flow is similar to that of vlsi design flow. It starts with the specification , which is synthesised by the hand or asynchronous tools. The result of synthesis is circuit description which represents a gate level. So that circuit description has to be mapped to the gates of standard cell library. For proper operation of a device we may add an extra signal called reset.




Figure 2.1 Synchronous UART

2.3 Synchronous UART Implementation

This design consist of 3 main blocks are ransmitter, receiver, baud rate generator and 3 status registers tx_busy, rx_busy. The baud generator generate baud signals from the input stream to the transmitter and receiver. The transmitter and receiver which performs data transmission between them independently. This allows them to work in full duplex communication.

2.3.1 Baud Generator

Baud generator generate baud pulses with $16 \times$ to the baud rate specified by the communication link to the transmitter and receiver to generate their internal baud pulses. The faster the baud rate receiver to align sampling pulse and faster response. Baud generator having baud rate, baud limited are desined as follows

2.3.2 Transmitterblock

Transmitter is used to transmit the data. In this incoming data initiated by the signal new_tx_data. This signal indicates that parallel data is available on the new_data signal. This data is stored in the register tx_hold_reg during next clock cycle. The parallel data is converted to serial by using shift operations. The starting of shift operation sets the status register transmitter busy. The transmitter busy indicates that initiation new transmitter signal. The tx_busy signal will also indicates that valid data signal for the transmitter block. The shift operation allows at the baud clock frequency to transmitter data on ser_out data line. The 16 bit counter is used for generating rising edge of the baud clock signal which is generated by the $16 \times$ baud clock generator. The status registers are used to maintain status of the data transfer and to indicate valid /invalid data signals by interrupt signals.to rest the tx_busy signal we use a 10 bit counter which indicates the number of bits being transmitted.

2.3.3 Reciever Block

The receiver block which performs reverse operation like seial data to be converted into parallell. UART having communication format one start bit followed by 8 bits and one more stop bit. Start bit used to indicate arrival of new data and stop bit indicates that end of the format. Whenever start bit is recognised rec_busy signal is set. This recievr block operates at two edges of the clock generated by the $16 \times$ baud clock generator. Sampling and shifting of the shift register occur at the middle of the incoming data at the falling edge of the clock which was generated by the count of 8 from counter. Whenever this block receives end bit of the ser_in data it stores the recieved signal in rec_hold_data register at the rising edge of the clock which was generated count of 16 from counter. A counter of 3 bit is used to monitor the number of bits received.

III. PROPOSED ASYNCHRONOUS UART DESIGN




Figure 3.1 Asynchronous UART Transmitter

Asynchronous design of UART adds additional advantage over the synchronous design. Asynchronous design adds handshake signals to the UART which enables and steers the local clock. In the asynchronous design data path design is similar to the clocked design. Because of that asynchronous design is larger than clocked design. This design power benefit derives from substantial idle times of communication format and reactive nature of the design. This implementation LC controller is as shown in below figure. The aim of the controller is generate timing reference to determine frequency of operations. Second is to produce high power clock to drive latches and flip flops in the data path, thereby freeing of its design. There are two separate control protocols were proposed for each transmitter and receiver. We will see the operation of each block individually as follows

3.1 Baud generator

The baud generator generates specified baud frequency. This is similar to that baud generator is synchronous design. The UART needs the baud generator since data to be transmitted and received at specified single frequency. The baud generator is active only during data transfer and becomes inactive in idle stages. This inactive is done by gating the global clock signals at an input based on presented handshake signal network.

3.2 Transmitter Block

It is similar to the synchronous design having shift register but Clock control network is replaced by the handshake circuitry. The handshake circuitry consists of a generic fork element, LC circuit, and control block. The new incoming data signal is initiated by the new_tx_data signal to be set. The fork broadcasts incoming signal from the sender to the two outgoing channels. The acknowledge signals associated with these two requests are synchronised with C-element before passing it as tx_done_ack. The C-element output changes only when both inputs are identical. The upper channel goes to LC block which generates clock signal to load the parallel tx_data in the shift register, this is controlled by the load_req signal. The load_req signal also determines the mode of operations of the shift register. The load_ack signal indicates latching of data. The separation between the loading the parallel data and shifting on the ser-out channel is achieved making load_ack signal the enabling signal along with the start_req for the control block. This ensures the generation and supply of baud clock to shift register is preceded by the loading operation. The OR gate allows the shift register to be clocked either by the baud clock or asynchronous handshake request but it shifts data only when the load signal is set low.

When load_ack signal was asserted new data will be shifted after 16 baud clock _16 ticks. The need to maintain number of bits transmitted is accomplished by the 4 bit counter clocked by the baud clock rate. The transmission having 8 bits with one start bit and one stop bit is equal to 10 bits. The tx_done signal generated by the count of 10 for indicating that ending of the transmission. The tx-done signal makes tx_done_ack will be generated so that active part of handshake signal will be completed. The resetting of handshake will result in resetting the counters in the control block.

3.2 Receiver Block

Whenever a new data is arrived at the receiver it was indicated by identifying the start bit set. This enables new communication in UART. The reset of rx_done is low and ser_in signal low indicating that control block C-element and counter will be enabled to store incoming data signal at the shift register. The another counter is used to count number of bits to be transmitted. Those counter will be reset after the completion of 10 bits reception. The rx_done signal indicates that completion of reception. This resets the C-element output so that completing the four cycle handshake. The clock signal for the hold register is generated at the end of

handshake cycle, converting the serial stream to parallel 8bit data. Reception of new data is indicated by the new_rx_data signal





Figure 3.2 Asynchronous UART Transmitter

IV.SIMULATION RESULTS

In this paper we are presenting asynchronous UART which is designed using Verilog. This is synthesised in Xilinx ISE 13.2 i. Synthesised reports are shown below

4.1Transmitter








809 | Page

REFERENCES

- [1] Y. Wang and K. Song, "A new approach to realize uart," in Elsssssectronic and Mechanical Engineering and Information Technology (EMEIT), 2011 International Conference on, vol. 5, aug. 2011, pp. 2749–2752.
- [2] S. Yu, L. Yi, W. Chen, and Z. Wen, "Implementation of a multichannel uart controller based on fifo technique and fpga," in Industrial Electronics and Applications, 2007. ICIEA 2007. 2nd IEEE Conference on, may 2007, pp. 2633 –2638.
- [3] M. Idris and M. Yaacob, "A vhdl implementation of bist technique in uart design," in TENCON 2003. Conference on Convergent Technologies for the Asia-Pacific Region, vol. 4, Oct., pp. 1450–1454 Vol.4.
- [4] J. Norhuzaimin and H. H. Maimun, "The design of high speed uart," in Applied Electromagnetics, 2005. APACE 2005. Asia-Pacific Conference on, Dec., pp. 5 pp.–.
- [5] M. Litochevski, "Uart to bus core specification," Opencores, Tech. Rep., 2012.
- [6] K. S. Stevens, R. Ginosar, and S. Rotem, "Relative Timing," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 11, pp. 129–140, Feb. 2003.
- [7] J. Cortadella, M. Kishinevsky, A. Kondratyev, L.Lavagno, and A. Yakovlev, "Petrify: a tool for anipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems

AUTHOR DETAILS

	<p>ORSU SIVA KUMARI, Pursuing M.tech (VLSI) from Nalanda institute of Engineering and Technology(NIET), Her fields of interests includes digital communication protocols Siddharth Nagar, Kantepudi village, satenepalli Mandal Guntur Dist.,A.P, INDIA</p>
	<p>A.NARASIMHA REDDY, he received his master degree in VLSI. His area of interest includes CMOS digital , digital system design and VLSI system Design. Currently he is working as Asst. professor (ECE) from Nalanda institute of Engineering and Technology (NIET), Siddharth Nagar,Kantepudi village, satenepalli Mandal Guntur Dist.,A.P</p>
	<p>L.SRINIVAS REDDY, He completed his post graduation in DECS. His area of interest includes digital electronics, digital communication, digital system design and VLSI technology and design. His research areas are optimal communication technology. He is currently working as Asst.professor (ECE) from Nalanda institute of Engineering and Technology (NIET), Siddharth Nagar,Kantepudi village, Satenepalli Mandal. Guntur Dist.,A.P,</p>