

# SIMULATION OF CAPACITOR SUPPORTED DVR USING SRF THEORY

**Vikram Jeet Singh<sup>1</sup>, Amrish Dubey<sup>2</sup>**

<sup>1, 2</sup> EE Department, Greater Noida Institute of Technology Greater Noida, (India)

## ABSTRACT

*The protection of the sensitive unbalanced nonlinear loads from sag/swell, distortion, and unbalance in supply voltage is achieved economically using the dynamic voltage restorer (DVR). A simple generalized algorithm based on basic synchronous reference-frame theory has been developed for the generation of instantaneous reference compensating voltages for controlling a DVR. This novel algorithm makes use of the d-q transform. The algorithm is general enough to handle linear as well as nonlinear loads. A capacitor-supported DVR does not need any active power during steady-state operation because the injected voltage is in quadrature with the feeder current. The proposed control strategy is validated through extensive simulation.*

**Index Terms**—Dynamic Voltage Restorer (DVR), SRF Controller, Nonlinear Load, Voltage-Source Converter (VSC)

## I. INTRODUCTION

A DVR is a custom power device used at distribution level. It is similar to SSSC (Static synchronous series compensator) used at transmission level, but its control and objectives are different from SSSC. The DVR is implemented using voltage source converter (VSC) with fast switching power semiconductor devices such as IGBT or IGCT instead of GTO used in SSSC. The voltage injected by VSC in series with distribution feeder is controlled using sinusoidal PWM control technique. The rapid switching capability provided by IGBT enables the use of more sophisticated control technique to provide dynamic compensation to sag/swell and harmonics.

A DVR can be viewed as a variable frequency variable voltage source determined by the control algorithm. The schematic diagram of a self-supported DVR is shown in fig. 1. Three phase source voltages ( $V_{sa}$ ,  $V_{sb}$ ,  $V_{sc}$ ) are connected to the 3-phase critical loads through series impedance ( $Z_a$ ,  $Z_b$ ,  $Z_c$ ) and an injection transformer in each phase. The terminal voltages ( $V_{ta}$ ,  $V_{tb}$ ,  $V_{tc}$ ) have power quality problems and the DVR injects compensating voltages ( $V_{ca}$ ,  $V_{cb}$ ,  $V_{cc}$ ) through an injection transformer to get undistorted and balanced load voltages ( $V_{La}$ ,  $V_{Lb}$ ,  $V_{Lc}$ ). The DVR is implemented using a voltage source converter (VSC) along with a dc capacitor ( $C_{dc}$ ). A ripple filter ( $L_r$ ,  $C_r$ ,  $R_r$ ) is used to filter the switching ripple in the injected voltage. The considered load, sensitive to power quality problems is a three-phase balanced lagging power factor load. Various control algorithms are used in implementation of DVR.

The primary objectives of DVR are as follows,

- Dynamic compensation for balanced voltage sags.
- Dynamic compensation for balanced voltage swells.
- Dynamic compensation for unbalanced voltage sags/swells.
- Dynamic compensation for the harmonics present in the supply voltage.
- Dynamic compensation for the other power quality problems like surges, notches present in supply voltage.

## II. DESIGN OF DVR

The design of DVR includes selection of rating of the VSC, rating of an injection transformer, magnitude of DC bus voltage, rating of DC bus capacitor and components of ripple filter. The design of component of ripple filter depends upon the switching frequency of IGBTs of VSC. Value of DC bus capacitor depends on energy requirement in transient condition. The magnitude of DC bus voltage depends on requirement of worst case sag compensation, however there is a practical limit(40%) on maximum sag compensation using self/capacitor supported DVR due to limited energy storage in capacitor depending upon value of capacitance. The ratings of VSC and injection transformer depend on load current and requirement of worst case sag compensation.

### 2.1 Selection of Switching Frequency

For selecting a switching frequency, the highest order of harmonics is considered which has to be compensated. The switching frequency must be at least two times of highest order of harmonic which is to be compensated. The selection of switching frequency also highly related to speed of processor as the sampling frequency depends on the speed of the processor. The general range of the switching frequency is from 5 KHz to 20 KHz. For low filtering requirements; the highest possible switching frequency should be selected.

### 2.2 Selection of Dc Bus Voltage

There is a direct relationship between the terminal voltage, power factor, of the load and the theoretically maximum possible achievable load voltage.

From schematic diagram of self-supported DVR as shown in fig:1, in steady state one can write the phasor relationship between the positive sequence voltages,

$$v_t + |v_c|(a+jb) = v_L(1)$$

Where  $a+jb$  is a unit vector that leads the positive sequence load current  $i_L$  by  $90^\circ$ . This implies that the positive sequence of the DVR voltage leads that of the load current  $i_L$  by  $90^\circ$  and hence the real power flowing through this sequence is Zero. Assuming  $v_L = |v_L| \angle 0^\circ(1)$ , results in the following quadratic, [15]

$$|v_c|^2 - 2a|v_L||v_c| + |v_L|^2 - |v_t|^2 = 0 \quad (2)$$

The above quadratic must have two real solutions of  $|v_c|$  for an achievable target load voltage.

In case of a conjugate pair of roots, the target load voltage is not achievable. From (2),  $|v_c|$  will have two real identical solutions when the following equation is true:

$$|v_L| = \frac{|v_t|}{\sqrt{1-a^2}} \quad (3)$$

Equation(3) gives the maximum achievable target load voltage for voltage sag and the DVR voltage is then given by

$$|v_c| = a|v_L| \quad (4)$$

With no losses, (3) becomes

$$|v_L| = \frac{|v_t|}{\cos \phi_L} \quad (5)$$

Where  $\cos \phi_L$  is the load power factor.

If an injection transformer ratio is  $T$  then, to produce peak compensating voltage  $|v_c|$  on the secondary side of the injection transformer, the voltage must be generated by the VSC is  $|v_c| / T$ . The maximum peak phase voltage that can be generated by 3-Leg VSC with sinusoidal PWM control is given by

$$|v_{vscmax}| = \frac{v_{dc}}{2} \quad (6)$$

To produce maximum peak phase voltage  $|v_{vscmax}| = \frac{v_c}{T}$ , the DC bus voltage can be computed from (6)



Now we will discuss the control algorithm and the performance of DVR for two types of disturbances Case 1 & Case 2. Different combinations of Disturbances are used.

### 3.2 Modeling & Simulation of SRFT Based Controller

Different control algorithms are discussed in this section. Relevant signals waveforms are shown to keep this dissertation compact and concise. The notations used can be referred to List of Abbreviations. All blocks are standard blocks referred to Simulink Library. Summary of all parameters and results is given at the end of this chapter.


### 3.3 Synchronous Reference Frame Theory Based Control Algorithm

This theory is based on Parks Transformation. Here we transform the PCC voltage ( $V_L$ ) in to d-q and then flow goes as shown in figure: 2. After Controller actions the result is converted back to a-b-c frame these are the reference signals which are compared with actual load Voltage ( $V_L$ ) at load bus. The difference signals are fed to PWM generator. The PWM generator gives a sequence of six pulses to control the IGBT based convertor, the universal bridge as shown in Figure: 1.

$$V_{Ld}^* = V_{td\_dc} - V_{cd} \quad (9)$$

$$V_{Lq}^* = V_{tq\_dc} + V_{cq} \quad (10)$$

where  $V_{Ld}^*$  and  $V_{Lq}^*$  are estimated DC components of active and reactive voltage component of reference load voltages in d-q frame.  $V_{tq\_dc}$  and  $V_{td\_dc}$  corresponding to the source side active and reactive powers and  $V_{cd}$  and  $V_{cq}$  are the discrete PI controller outputs corresponding to required active voltage component for self-supporting DC bus and required reactive voltage component for voltage regulation at load terminal respectively.



**Figure 2 Synchronous Reference Frame Theory (SRFT) Based Controller**

**F(U) Is A Function Used To Compute  $V_{lp}$  as Shown In Fig 4.2 Is Given By Equation 4.3**

$$v_{Lp} = \sqrt{\frac{2(VLa^2 + VLb^2 + VLc^2)}{3}} \quad (11)$$

Where  $v_{Lp}$  is the computed magnitude of the sensed load voltage in p.u. and  $V_{Lp}^*$  is the reference magnitude of load voltage in p.u. The d-q components of PCC voltages are computed as per the standard park transformation .

#### IV. RESULTS AND DISCUSSION

##### Case:1

Two types of Disturbances are superimposed on balanced three phase positive sequence source which effects unbalance in all three phases. First disturbance adds harmonics of Order: 3, Amplitude: 0.2 p.u, Phase Shift:  $-25^\circ$  and Sequence: Zero. Second disturbance adds harmonics of Order: 2, Amplitude: -0.2 p.u, Phase Shift:  $35^\circ$  and Sequence: Negative. For the sake of clarity waveforms of phase A are only presented though waveform distortion takes place in all three phases. In the same way DVR also smoothens all three phases but phase A is only shown. DVR restores all three phases.

This controller works satisfactorily for Removal of Harmonics. The THD of Supply Voltage is 18.9%. It reduces THD to 1.41%.(avg) and restores magnitude to 1.02 p.u.(avg) .

##### Case:2

Two types of Disturbances are superimposed on balanced three phase positive sequence source which effects unbalance in all three phases. First disturbance is of Order: 1, Amplitude: 0.3 p.u, Phase Shift:  $-25^\circ$  and Sequence: Zero. Second disturbance is of Order: 1, Amplitude: 0.2 p.u, Phase Shift:  $35^\circ$  and Sequence: Negative. For the sake of clarity FFT analysis of phase A is only presented .

This controller works satisfactorily for Removal of unbalance. Using FFT analysis tool of MATLAB SIMULINK we come to know that DVR restores magnitude about 1.004(avg.) and THD to 1.05% (avg. ) which are under specified standard limits.




Figure : 3 Voltage Wave form at PCC of Phase A( SRFT- Case 1).




Figure : 4 DC Link Voltage Wave form at input of inverter ( SRFT- Case 1).




Figure : 5 Load Vol. Wave form of Phase A.& FFT analysis( SRFT- Case 1).




Figure : 6 Voltage Wave form at PCC( SRFT- Case 2) .




Figure : 7 Load Voltage Wave form ( SRFT- Case 2) .




Figure : 8 DC Link Voltage Wave form at input of inverter ( SRFT- Case 2).




Figure : 9 FFT analysis of Phase A.( SRFT- Case 2).

Table:1 Result Summary.( SRFT- Case 2).

	Dist. Mag(p.u.),peak	Restored Mag(p.u.) ,peak	THD(%)
Phase A	1.5	1.041	0.92
Phase B	0.75	0.9856	1.22
Phase C	0.74	0.9872	1.01

## V. CONCLUSION

Synchronous Reference based self supported DVR works satisfactorily for the two cases discussed the results are well under the standard limits of  $THD < 5\%$ .

## Appendix

SYSTEM DATA OF SELF SUPPORTED DVR			
System Element	Ratings		
AC Main Supply	3Phase, 440V , 50Hz, 10KVA.		
DC Link Voltage	170V.	Filter Elements	$R_r=3 \Omega$ , $L_r= 3 \text{ mH}$ & $C_r=10\mu\text{F}$
Injection Transformer	170/250,10KVA		
Load	3Phase RL balanced 5KW,440V. pf=0.9.		
Universal Bridge	IGBT based, PWM switching Frequency:6KHz		
Controller Design	It changes with the algorithm used as discussed in following chapters.		

## REFERENCES

- [1] N.G.Hingorani and L.Gyuagi,"Understanding Facts: concepts and Technology of Flexible AC Transmission Systems", (Book)IEEE press, New York,2000.
- [2] K.R.Padiyar "FACTS Controllers in Power Transmission and Distribution ",(Book) New Age International(P) limited , Publishers, New Delhi, 2007.



- [3] Math H.J. Bollen, "Understanding power quality problems :voltage sags and Interruptions" ,(Book)IEEE press, New York, 2000.
- [4] R.C. Dugan, M.F. McGranaghan and H.W.Beaty, Electric Power Systems Quality, 2ed Edition ,(Book) McGraw Hill, Newyork, 2006.
- [5] Stump, M.D., Keane, G.J., and Leong, F.K.S, "The Role of Custom Power Products in Enhancing Power Quality at Industrial Facilities", in Proc.IEEE Energy Management and Power Delivery '98 Vol .2, pp. 507-517. March 1998.
- [6] BOLLEN, M.H.J., "Voltage Sags in Three Phase Systems". IEEE Power Engineering Review, vol.21 No. 9 ,pp. 8-15. Sept 2001.
- [7] D. Daniel Sabin and AmbraSannino, "A Summary of the Draft IEEE P1409 Custom Power Application Guide", Transmission and Distribution Conference and Exposition, IEEE PES, vol. 3, pp. 931-936, 7-12 Sept 2003.
- [8] C. Alvarez, J. Alamar, A. Domijan Jr., A. Montenegro, and Song, "An investigation toward new technologies and issues in power quality," in Proc. 9th Int. Conf. Harmon. Qual. Power, vol. 2, pp. 444–449, 2000.
- [9] MasoudAliakbarGolkar, "Power Quality in Electric Networks: Monitoring and Standards" the second world engineering conference, pp. 137-141 July 2002.
- [10] N.G. Hingorani, "Introducing Custom Power", IEEE Spectrum, vol. 32, pp. 41-48, 1995.
- [11] Yash Pal, A. Swarup and Bhim Singh, "A Review of Compensating Type Custom Power Devices for Power Quality Improvement" IEEE Power India Conference, New Delhi pp. 1-8, 12-15 Oct 2008.
- [12] Fawzi AL Jowder "Modeling and Simulation of Different System Topologies for Dynamic Voltage Restorer" IEEE International Conference on Electric Power and Energy Conversion Systems, EPECS '09. Sharjah, pp. 1-6, Nov 2009.
- [13] John Godsk Nielsen and FredeBlaabjerg "Control Strategies for Dynamic Voltage Restorer Compensating Voltage Sags with Phase Jump", Applied Power Electronics Conference and Exposition, IEEE, vol. 2, pp. 1267-1273, 2001.
- [14] D.N.Katole "Analysis and Mitigation of Balanced Voltage Sag with the Help of Energy Storage System" , 3rd International Conference on Emerging Trends in Engineering and Technology ,Goa, India , pp. 317-321, Nov 2010.
- [15] Arindam Ghosh and Gerard Ledwich, "Compensation of Distribution System Voltage Using DVR" IEEE Transactions on Power Delivery, vol. 17, No. 4, pp.1030-1036, Oct 2002.
- [16] Chi-Jen Huang, Shyh-Jier Huang and Fu-Sheng Pai, "Design of Dynamic Voltage Restorer With Disturbance-Filtering Enhancement" IEEE Transactions on Power Electronics, vol. 18, No. 5, pp.1202-1210, Sept 2003.
- [17] D. MahindaVilathgamuwa, A. A. D. RanjithPerera, and S. S. Choi "Voltage Sag Compensation With Energy Optimized Dynamic Voltage Restorer "IEEE Transactions on Power Delivery, Vol. 18, No. 3, pp.928-936, July 2003.
- [18] Arindam Ghosh , Amit Kumar Jindal, Avinash Joshi, "Design of a Capacitor – Supported Dynamic Voltage Restorers for Unbalanced and Distorted Loads" , IEEE Transactions on Power Delivery Vol.19 ,No.1, pp. 405-413 , 2004.



- [19] Fitzer C., Barnes, M. and Green P., “Voltage Sag Detection Technique for a Dynamic Voltage Restorer”. IEEE Transactions on Industry Applications, vol.40, No.1, pp. 203-212, 2004.
- [20] John Godsk Nielsen and FredeBlaabjerg, “A Detailed Comparison of System Topologies for Dynamic Voltage Restorers”, IEEE Transactions on industry Applications, vol. 41, No. 5 pp.1272-1280, , Sept/Oct 2005.
- [21] D. Mahinda Vilathgamuwa, H. M. Wijekoon, and S. S. Choi, “A Novel Technique to Compensate Voltage Sags in Multiline Distribution System—The Interline Dynamic Voltage Restorer” IEEE Transactions on Industrial Electronics, vol.53, No.5, pp.1603-1611, Oct 2006.
- [22] Yun Wei Li, D. Mahinda Vilathgamuwa, Poh Chiang Loh and FredeBlaabjerg, “A Dual-Functional Medium Voltage Level DVR to Limit Downstream Fault Currents” IEEE Transactions on Power Electronics, vol. 22, No. 4, pp.1330-1340, July 2007.
- [23] Carl Ngai-man Ho, Henry S. H. Chung, and Keith T. K. Au ” Design and Implementation of a Fast Dynamic Control Scheme for Capacitor-Supported Dynamic Voltage Restorers” IEEE Transactions on Power Electronics, vol. 23, No. 1, pp.237-251, Jan 2008.
- [24] Christoph Meyer, Rik W. De Doncker, Yun Wei Li, and FredeBlaabjerg, “Optimized Control Strategy for a Medium-Voltage DVR—Theoretical Investigations and Experimental Results” IEEE Transactions on Power Electronics, vol. 23, No. 6, pp.2746-2754. Nov 2008.
- [25] Jing Shi, Yuejin Tang, Kai Yang, Lei Chen, Li Ren, Jingdong Li, and Shijie Cheng, “SMES Based Dynamic Voltage Restorer for Voltage fluctuations Compensation” IEEE transactions on Applied Superconductivity. vol. 20, No. 3, pp.1360-1364. June 2010.
- [26] Parag Kanjiya, Bhim Singh, Ambrish Chandra, and Kamal Al-Haddad, “SRF Theory Revisited to Control Self-Supported Dynamic Voltage Restorer (DVR) for Unbalanced and Nonlinear Loads” IEEE Transactions on industry Applications, vol. 49, No. 5, pp.2330-2340, Sept/Oct 2013.
- [27] Parag Kanjiya, “Modeling ,Design,Control and Implementation of Dynamic voltage Restorer (DVR)” ,M.tech. dissertation, IIT, EE Dept., Delhi, 2011.