

# FAST BINARY COUNTERS BASED ON SYMMETRIC STACKING

S.MOUNIKA<sup>1</sup>, B.VASANTHA<sup>2</sup>, B.J.SUNIL<sup>3</sup>

<sup>1</sup> Pursuing M.Tech (DSCE), <sup>2</sup> Assistant Professor, <sup>3</sup>Associate Professor & Head of The Dept. of Electronics and Communication Engineering from Sree Visvesvaraya Institute Of Technology & Science, Chowdarpalle (V), Devarkadra(Mdl) , MahabubNagar ,Telangana

**Abstract**—in this paper one new binary counter is proposed which is very fast when compared to other usual parallel counters. First, we are designing binary counter using solely full adders and after with new symmetric stacking method. We are evaluating these two techniques and displaying how the symmetric stacking method is decreasing the x-or gate delays in the essential route of the binary counter. This kind of our proposed counter is very useful in the existing counter based totally Wallace tree multiplier design. With this new symmetry stacking counter we are lowering delay and increasing the performance of multipliers in VLSI circuits. we are designing and simulating our proposed quick binary counter using Xilinx ISE layout suite 14.5.

**Keywords-** binary counter, full adder, symmetry stacking, 6:3 architecture, wallace tree multiplier, Xilinx 14.5

## I. INTRODUCTION

To sketch a first-rate computational unit in VLSI circuits we need quick and environment friendly multipliers and adder units. Especially in multipliers after generating the partial merchandise including of these partial merchandise play an important function to determine the efficiency of the total computational unit. To velocity up the addition of partial merchandise in multiplier graph we are the use of 1/2 adders, full adders as proven in figure1. One full adder makes 3 input operands into two output operands. we are designing these full adders by the usage of x-or gates. But these XOR gates take a lot of time to compute the data. We can also add partial merchandise using specific full adders which are designed with two 2:1 MUX and one XOR gate. So that we can reduce the extend by way of the use of this one of a kind adder two




Fig1.binarycounter using full adders

The velocity of multipliers is a crucial difficulty in identifying the overall performance of microprocessors. Microprocessors use multipliers inside their arithmetic common sense units. the DSP systems require fast multipliers in such as convolution and filtering applications. The demand for high-speed multipliers is always growing

### The Fast Multiplication Process

The quickly multiplication process consists of three steps:

- Partial product generation,
- Partial product discount and
- Final lift propagating addition.

Various recoding schemes are used to limit the wide variety of partial products. Compressors have been broadly used for discount method which generally contributes the most to the delay, power and region of the multiplier. To reap a better performance, the use of greater order compressors alternatively of conventional compressors, e.g. 3:2 compressors, have been considered. The reduction procedure subsequently outcomes in a 2-row matrix, and then a high-speed adder is used to get the ultimate result from the two rows. Several kinds of implementation primarily based on the conventional 6:3 structure proposed to be used for quickly multiplication or a couple of addition applications.

In this we are the use of the binary counter which is designed with bit stacking technique to add the partial products in a multiplier. First we present a counting method that makes use of bit stacking circuits accompanied by way of a novel technique of combining two small stacks to shape larger stacks. A 6:3 counter built using this technique makes use of no XOR gates or multiplexers on its necessary path. VLSI simulation effects show that our 6:3 counter is at least 30% quicker than existing counter designs whilst additionally the use of less power. The

identical counter-based Wallace multiplier layout was once used for every simulation, while the interior counter was once varied. Use of the proposed counter improves multiplier effectivity for giant circuits, yielding 64- and 128-bit multipliers that are every faster and consume a whole lot less energy than exceptional counter based totally Wallace (CBW) designs.

## II. Three -Bit Stacking Circuit




Fig2:three-bit stacking circuit

Given inputs and outputs of stack is given as follows  $X_0$ ,  $X_1$ , and  $X_2$

$Y_0$ ,  $Y_1$ , and  $Y_2$


we are getting outputs as follows

- $Y_0 = X_0 \text{ or } X_1 \text{ or } X_2$
- $Y_1 = X_0X_1 + X_0X_2 + X_1X_2$
- $Y_2 = X_0X_1X_2$ .

Namely, the first output will be “1” if any of the inputs is one, the second output will be “1” if any two of the inputs are one, and the last output will be 1.. The 3-bit stacking circuit is shown in Fig

## III Merging 3 Bit Stacks into 6 Bit stack

fig3: symmetric stacking counter example



In the above instance first we are the use of 2 three bit stacks at first level. In the output of first stage stacks we are getting two sequences of 1's and two zeros. it is not appropriate stack alignment. So now we are interchanging the bits of one stack then we are getting one team of 1's surrounded by means of two zeros as shown in figure3..it is additionally no longer perfect two stack alignment .so this time we are the utilization of two another couple of 3- bit stacks. Now we are getting our required stack alignment all 1's right-hand aspect and all 0's are on left-hand side

#### IV. CONVERTING BIT STACK TO BINARY NUMBER

In order to plan 6 bit counter we have to convert above 6-bit stack into a binary number. for higher appreciation two we are the usage of intermediate values H ,I,K and labeling inputs as  $x_0, x_1, x_2, x_3, x_4, x_5$  and outputs as S,C1,C2.

We can calculate S by using the formula

$$S = He \oplus Ie.$$

**Where**  $He$  = Even parity which occurs if zero or two “1” bits appear in  $X_0$ ,  $X_1$ , and  $X_2$ .

$Ie$  = Even parity which occurs if zero or two “1” bits appear in  $X_3$ ,  $X_4$ , and  $X_5$

To design  $S$  we are using one x-or gate. But it is not on the critical path

$C_1=1$  when the count is 2 or 3 or 6

$$C_1 = (H_1 + I_1 + H_0 I_0)(K_0 + \overline{K_1} + K_2) + H_2 I_2.$$

Here  $(H_1 + I_1 + H_0 I_0)$  indicates at least two inputs we need to see stacks of length two from either top-level

Stacker, or two stacks of length one,

$(K_0 + \overline{K_1} + K_2)$  indicates we tend to don't have quite 3 inputs set, we tend to merely got to check that that none of the  $K$  bits is about because the  $K$  vectors solely set once quite 3 inputs square measure “1,”

$H_2 I_2$  indicates if we've got all six inputs as “1.” {wecan|wewill|we square measure able to} check this by checking that every one 3 of each the  $H$  and that  $i$  bits are

Set. As these square measure bit stacks, we tend to merely check the right bit within the stack for this case

we will simply calculate  $C_2$  because it ought to be set whenever we've got

At least 4-bit set

We can calculate  $c_2$  as

$$C_2 = K_0 + K_1 + K_2.$$

$$C_2=1 \text{ if atleast 4bits are 1}$$

By using the above we can design one 6:3 counter except using x-or gate in the necessary path. In this the major drawback is wiring complexity. When in contrast to typical binary counter with the full adder in this we are using greater wires




fig4: 6:3 counter and 7:3 counter using symmetric stacking

### V.6:3 COUNTER SIMULATIONS

The designed 6:3 symmetric counter is first simulated the use of specter, using the ON semiconductor C5 0.5- $\mu$ m system (formerly AMI06), and in contrast with traditional counters. When we simulate parallel counter it has given crucial path extend of 3\_xor+ 2basicgates.the MUX based totally counter has given the prolong of 1\_xor + 3\_mux.And our proposed symmetric counter extend is less when compared last counters due to the fact there is no single XOR gate in integral path. it operates almost 30% quicker than all other counter designs. Thus this novel method of counting. The simulated result is in the table1.

Design	Latency (ns)	Avg. Power ( $\mu$ W)	Transistors
CMOS full adders	2.9	124	102
Parallel Counter [4]	2.2	181	158
Mux-Based [6]	1.8	158	112
Proposed	1.4	146	124

Table1: 6:3 Counter Simulation Results

## VI. 7:3 COUNTER DESIGN

To get higher compression ratio we are designing 7:3 counter by using symmetric stacking approach. In this we are calculating S by using one extra XOR gate and we are calculating C1 and C2 by assuming  $X_6=0$  and  $X_6=1$

If  $X_6 = 1$ , then  $C1 = 1$  if the count of  $X_0$  to  $X_5$  is a minimum of one however but three or five, which may be computed as

$$C1 = (H_0 + I_0) J_0 \overline{J_1} J_2 + H_2 I_1 + H_1 I_2.$$

Also,  $C2 = 1$  if the count of  $X_0$ ,  $X_5$  is a minimum of three

$$C2 = J_0 J_1 J_2.$$

Both versions of  $C1$  and  $C2$  are unit computed and a MUX is employed to pick the right version supported  $X_6$ . Note that

This style thus has MUX on the vital path.

Design	Latency (ns)	Avg. Power ( $\mu$ W)	Transistors
CMOS full adders	3.0	222	112
Parallel Counter [4]	2.3	266	178
Mux-Based [6]	2.1	278	120
Proposed	1.8	282	194

table2:7:3 counter simulation result






Fig. 5. CBW multiplier reduction tree using up to 6:3 counters

Size	Latency (ns)				Avg. Power (mW)				Area (Transistors)			
	Wallace	[5]	[6]	Stack	Wallace	[5]	[6]	Stack	Wallace	[5]	[6]	Stack
8	5.6	5.8	4.5	5.9	6.0	5.1	5.5	5.3	1.3k	1.3k	1.2k	1.2k
16	10.9	11.4	10.8	11.1	21.5	24.3	24.8	24.3	5.1k	5.9k	5.0k	5.2k
32	11.8	12.9	12.6	11.2	86.9	102	111	94.9	20k	24k	19k	21k
64	14.7	14.4	13.8	12.9	326	423	453	383	76k	99k	73k	86k
128	19.7	19.1	17.7	15.3	1253	1719	1826	1541	305k	400k	301k	344k

Table2: multiplier simulation result




Fig. 6. Power and latency for CBW multipliers with different counters



## **VI. CONCLUSION**

In this we have designed 6:3 binary counter using symmetric stacking approach, and in contrast the parameters such as extend and region of two the proposed counter with usual counters like the parallel counter ,MUX primarily based counter and full adder based totally counters. We run all the types of counters using Xilinx ISE suit14.5 and presented the results. We validated that 6:3 counters carried out with this bit stacking technique achieve higher speed than different greater order counter designs while reducing strength consumption. This is due to the lack of XOR gates and multiplexers on the necessary path. The 64-bit and 128-bit counter based Wallace tree multipliers built using the proposed 6:3 counters .

## **REFERENCES**

- [1] IsraelKoren, Computer Arithmetic Algorithms, 2ndEdition, A. K. Peters, Natick, MA, 2002, ISBN 1-56881-160-8.
- [2] Parhami B., Computer Arithmetic: Algorithms andHardware Designs, Oxford University Press, 2000.
- [3] G. Goto, et al., “A 4.1-ns Compact 54×54-bMultiplier Utilizing Sign-Select Booth Encoders,”IEEE Journal of Solid State Circuits, vol. 32, no.11, pp. 1676-1681, Nov. 1997.
- [4] U. Ko, P.T. Balsara, W. Lee, “Low Power Design Techniques for High Performance CMOS Adders,”IEEE Transactions on VLSI Systems, vol. 3, no. 2,pp. 327-333, June 1995.
- [5] H.T. Bui, A.K. Al-Sheraidah, Y. Wang., “Designand Analysis of 10-transistor Full Adders UsingNovel XOR-XNOR Gates,”TechnicalReport,Florida Atlantic University, October 1999.
- [6] A.P. Chandrakasan, S. Sheng and R.W. Brodersen,“Low-Power CMOS Digital Design,” IEEEJournal of Solid-State Circuits vol. 27, no. 4, pp.473-483.

## **Authors Profile**

**S.MOUNIKA<sup>1</sup>**,Pursuing M.Tech Digital Systems and Computer Electronics( DSCE) from Sree Visvesvaraya Institute Of Technology and Science,Chowderpally (v), Mahabubnagar (D), telangana, INDIA Pincode-509001.



**B.VASANTHA**<sup>2</sup>, working as Assistant Professor in Electronics and Communication Engineering Dept. from Sree Visvesvaraya Institute Of Technology and Science, Chowderpally (v), Mahabubnagar(D), telangana, INDIA., Pincode-509001

**B.J.SUNIL**<sup>3</sup>: working as Associate Professor & Head Of the Dept. in Electronics and Communication Engineering Dept. from Sree Visvesvaraya Institute Of Technology and Science, Chowderpally (v), Mahabubnagar(D), telangana, INDIA., Pincode-509001