

Performance Evaluation of CAM Using Adiabatic Logic

Dr. Krishna Dharavathu¹

Professor of ECE, Tirumala Engineering College, krishnadharavath4u@gmail.com.

A.Reshma²

K.Omkar³

B. Sandhya Rani⁴

B. Upendra Venkatesh⁵

atmakurireshma@gmail.com kandulaomkar123@gmail.com. sandhya13.ut@gmail.com. justinupendra@gmail.com.

*B.Tech IV Year, Department of Electronics and Communication Engineering, Tirumala Engineering College (JNTUK),
Jonnalagadda, Narasaraopet, Palnadu District, Andhra Pradesh-522601.*

Abstract

A design of power efficient content addressable memory is a highly efficient VLSI (Very Large-Scale Integration) based content addressable memory for storage applications. By using energy recycling principle of Binary CAM and ternary CAM adiabatic logic. Basically, CAM (Content-Addressable Memory) is a specialized type of high-speed memory that searches its entire contents in a single clock cycle. In this generalized CAM structure is designed for storage applications which will perform match operation in addition to read and write operation. CAM provides high performances based on content rather than address unlike RAM (Random Access Memory). Hence, this gives effective result compared to other systems. The circuits are designed using 90nm CMOS technology with power supply of 2.5v using Tanner tools.

Keywords – CAM, Adiabatic Logic, BCAM, TCAM.

I. INTRODUCTION

A Content Addressable Memory (CAM) is a storage device like normal RAM device but in addition to that, this does the search or compare operation [1]. It serves two functionalities: Bit Storage and Bit Comparison [2]. Unlike RAM cell, it takes data as input and gives address as output in one clock period. Search operation is performed in parallel among all memory cells and gives the matched location for the given input data. And this parallel processing of data for search operation due to high switching activity leads to very high-power consumption [3]-[4]. Several Low Power techniques are available. Out of them Adiabatic logic principle works well in energy recycling process and in the depletion of power dissipation.

Various Adiabatic logics have been reported over the past for the low power CAM architectures [3]-[4]. CAMs are widely used in Applications wherever fast parallel search operations are required. These types of applications include translation lookaside buffers, branch prediction buffers, cache tags, database search engines, packet processing in network routers, Internet protocol (IP) address filtering and data compression.




Fig 1. Block Diagram of CAM

Content Addressable Memory is used in very high-speed applications. The CAMs are used extensively in computer networking, Network routers, artificial neural networks and many more [5]. CAM perform search operation through content and provides the address of that particular content, whereas in RAM the search operation is done to obtain the stored data in the address of the memory by giving address [7]. CAM is divided into two categories: (i) Binary CAM (BCAM) (ii) Ternary CAM (TCAM) [8]. Binary Cam is preferred where exact matching is required in terms of 0's and 1's, where as in TCAM, wild bit 'X' (don't care) is used along with 0's and 1's [9].

In TCAM, the search operation is done by masking globally and locally. Search key is provided to perform global masking and local masking. By providing through the search key masking can be done globally and by providing through the table entries or by storage cells masking can be done locally [10],[11]. CAM perform both write and read operations similar to RAM but perform search operation very faster compared to conventional RAM as CAM searches the entire memory to check whether the CAM memory has the stored data and then a list of address will be returned where the data was found. RAM reads and compares the entries for every request thereby increasing the search time. CAMs are used mainly for high-speed network routers and catching.

II. BINARY CONTENT ADDRESSABLE MEMORY

Content addressable memory consists of SRAM cell built by using 6 transistors along with the matching circuit [9]. 6T SRAM consists of two inverters which are used for storing the data and two extra transistors to act as access transistors. In addition to this, matching circuit is used to perform search operation. Based on designer and implementation, matching circuit is built either by using XOR or XNOR. BCAM schematic [3] shown in the Fig. 2. It is built by using one 6T SRAM cell along with XNOR matching circuit.

The write and read operations are performed as in SRAM. The search operation is carried out by placing the data to be matched on search line and then it is compared with the data stored in SRAM cell. The write operation is carried out by writing the data bit to be written on the bit lines (BLs) and then by enabling the wordline (WL).

This activates the access transistors which in turn store the data bits which are on the bit lines at V_x and V_y . In order to write 1 at V_x , we make $BL1=1$ and $BL1C=0$ and then enable WL and activate access transistors which causes the BL currents to flow.

The search operation is performed by precharging ML , the match line to V_{dd} and bit lines to ground. Then the data bits which are to be searched placed on search lines and compared with the data stored at V_x and V_y . If the data matches then ML , activates to high level. In case mismatch occurs, then the match line takes the value to ground [12]. The bit lines are pre charged to high state to perform read operation and then enabling the word line WL . Between the bit lines, small voltage difference is developed due to the current flowing through the transistor. This makes the cell not to write anything during the read operation.




Fig 2. Simple BCAM circuit




Fig 3. Schematic of BCAM

III. TERNARY CONTENT ADDRESSABLE MEMORY

The schematic of TCAM [3] shown in the Fig. 4. It is similar to BCAM but TCAM consists of 6T two SRAM cell along with the matching circuit which allows the ternary data. Therefore, the memory operations are performed similar to BCAM.




Fig 4. Simple TCAM Circuit




Fig 5. Schematic of TCAM cell

IV. B-TCAM

The Combination of both BCAM and TCAM can be implemented in single circuit as shown in fig.

5. The below figure shows the block diagram of proposed system. Initially, input data is generated from the data generator and address is allotted to that data using address bus. The address bus is divided into two types they are row address and column address [13]. Instruction register is given to the address to perform row and column operation based on instruction command. Both row and column address will transfer data to CMA memory access block to save the data. From this CAM memory access block read and write operations are performed. All these data will be saved in the FPGA memory and it is implemented in Xilinx ISE software tool.

Content-addressable memory (CAM) is a special type of computer memory used in certain very- high-speed searching applications [14]. It is also known as associative memory or associative storage and compares input search data against a table of stored data, and returns the address of matching data.

CAM is frequently used in networking devices where it speeds up forwarding information device and routing table operations. This kind of associative memory is also used in cache memory. In associative cache memory, both address and content are stored side by side. When the address matches the corresponding content is fetched from cache memory using Adiabatic Logic.

Performance improvement of an application through accelerators is achieved by first choosing or detecting demanding computation to be accelerated. Some approaches rely on forms of High-Level Synthesis (HLS), i.e., offline stages involving manual source code analysis or use of tools to identify candidate functions. A translation of high-level code is performed, to automatically generate Hardware Description Language (HDL) code, followed by standard logic synthesis.

This may require modifying source code to allow compatibility with HLS tools, or later modification to allow for integration with the accelerator hardware. In contrast, the approaches addressed throughout this chapter rely on binary information. Approaches of this kind analyses the compiled application, and provide a transparent use of custom hardware for the application programmer. Binary acceleration focuses on exploring Instruction Level Parallelism (ILP).




Fig 6. Schematic of B-TCAM

The address generation unit used to produce the address. This address is given as the input to LUT component. The address generation circuit is generally used in conjunction with the control circuit which is used to produce the control signals s_0 and s_1 [15],[16]. The control signals are used in the subsequent for the multiplication of any binary word of size L , with a fixed coefficient A , instead of storing all the $2L$ possible values of $C=A*X$, only $(2L/2)$ words corresponding to the odd multiples of A may be stored in the LUT [17], while all the even multiples of A could be derived by left-shift operations of one of those odd multiples [18].




Fig 7. Simulation result of BCAM and TCAM

The simulation can be shown in Fig 7. In this waveform write Data (D1) is given as 100 and its complement can be considered as D1B as 011. Read Data is same as write Data (Q) i.e., 100. Search data (SL) as 100. If write data and the search data is same then we get the Match line as logic 1 otherwise logic 0.

V. CONCLUSION

A Content Addressable Memory (CAM) is a hardware search engine used for high-speed searching/accessing. The utilization of CAM is still constrained in some applications by large power dissipation. Especially, the search approach contributes more power in overall power dissipation. This methodology proposes a CAM cell using split-controlled single ended storage technique to achieve energy-efficient hardware search engine. By using Tanner tools, the design of BCAM and TCAM are implemented in efficient way. The design of CAM using SRAM and XNOR as the matching circuit. Then the technologies for performing search operation in both BCAM and TCAM are investigated to obtain better performance. The performance of BCAM and TCAM is analyzed by using of Tanner tools. Power consumption of BCAM and TCAM Adiabatic logic are adequately reduced with power saving of 40% can be analyzed.

REFERENCES

- [1] Chang. J. C, "Design of low-power, pre-computation-based fully parallel content addressable memory," IEEE J. Solid-State Circuits, Vol. 38, pp.2003,654-661.
- [2] Kostas Pagiamtzis, Ali Sheikholeslami, "Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and survey", IEEE Journal of Solid-State circuits, vol.41,2006, pp.712-727.
- [3] K. Pagiamtzis and A. Sheikholeslami, "A low-power content addressable memory (CAM) using pipelined hierarchical search scheme," IEEE J. of Solid-State Circuits, vol. 39(9),2004, pp.1512-1519.
- [4] L. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-linesensing in content-addressable memories," IEEE J. of Solid-State Circuits, vol.38(11), 2003, pp.
- [5] J P Colinge, "SOI devices and circuits," Nis, Yugoslavia, Vol. 2, pp. 14-17, May 2000.
- [6] Jean-Pierre Colinge, "Recent advances and trends in SOI CMOS technology", pp. 689-720, Sep 1996.
- [7] A Gangadhar, R Raga Sirisha, K Babulu, "Implementation of content addressable memory with high speed and low power consumption", Kurnool, India, Vol. 1, pp. 230-233, 11-12 Dec 2015.
- [8] Nitin Mohan, Manoj Sachdev, "Novel Ternary storage cells and techniques for leakage reduction in ternary Cam," Taipei, Taiwan, Vol. 1, pp. 311-314, Sept. 2006.
- [9] Sneha Lata Murotiya, Anu Gupta, "CNTFET based design of content addressable memory", 4th IEEE International Conference on Computer and Communication Technology, MNNIT Allahabad, pp.1- 4, Sep.20-22, 2013.
- [10] G Estrin, R H Fuller, "Some applications for content addressable memory", pp. 495-508, Nov 12-14, 1963.
- [11] Daniel J Sorin, "Low Power Content Addressable Memory", IEEE Transaction, vol. 51, Issue no. 3, pp.8-9, March 2018.
- [12] Agarwal, Akash, Tarun Kumar Gupta, and Ajay Kumar Dadoria. "Ultra low power adiabatic logic using diode connected DC biased PFAL logic." Advances in Electrical and Electronic Engineering 15.1 (2017).
- [13] Bhargav, K. N. S. P. "Modified Positive Feedback Adiabatic Logic for Ultra Low Power Adder in 90nm." Indian Journal of Public Health Research & Development 8.4 (2017).
- [14] Sonal Aron, Shelly Garg, Vandana Niranjana, "PFAL Based Power Efficient MUX Based Decoder," In Proc. of IEEE conference Publication, May 2015.
- [15] Kumar, Sanjeev, and Murali Manohar Hinnwar. "Implementation of low power CMOS Design using Adiabatic Improved Efficient Charge Recovery Logic." Implementation Journal of Scientific Engineering and Technology 3.2(2014).
- [16] M.S.Dhaka, Gayatri and P.Singh Dhaka, "Adiabatic Logic Gate for low Power Application," International Journal of Engineering Research and Applications, Vol. 2, No. 3, pp.2474-2478, 2018.
- [17] Manish Chandra, Sankalp Jain, Swapnadip De and Chandan Kumar Sarmar, "Implementation of Subthreshold Adiabatic logic for ultralow-power Applications," IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol.23,no.12, 2015.
- [18] Natarajan. A, D. Jasinski. W. Burleson, "A hybrid adiabatic content addressable memory for ultra low-power applications", Great Lakes Symposium on VLSI, Washington, D. C., USA, Apr.28- 29,2003,pp.72-75.