

VLSI Implementation of Turbo Coder for LTE using Verilog HDL

Mrs. L. SARITHA¹, B. Pujitha², G. Pavani³, D. Kusuma⁴,
B. Sambasiva Rao⁵

¹Assistant Professor, M. Tech Department of Electronics and communication Engineering, Tirumala Engineering College, Narasaraopet, Palnadu District, AndhraPradesh, India.

^{2,3,4,5}UG Students Department of Electronics and communication Engineering, Tirumala Engineering College, Narasaraopet, Palnadu District, AndhraPradesh, India.

Abstract—

Turbo codes are error correction codes that are widely used in communication systems. Turbo codes exhibits high error correction capability as compared with other error correction codes. This paper proposes a Very Large Scale Integration (VLSI) architecture for the implementation of Turbo decoder. Soft-in-soft-out decoders, Interleavers and deinterleavers is used in the decoders side which employs Maximum-a-Posteriori (MAP) algorithm. The number of iterations required to decode the information bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this paper uses a system which contains two Recursive Convolutional encoders along with pseudorandom interleaver in encoder side.

Index Terms—Turbo codes, Channel coding, Interleaver, SISO,

Iterative decoder, MAP, Cadence, NClaunch, Xilinx Vivado

I. INTRODUCTION

Errors may occur in the received signal at the source end of a communication system during the transfer of data from the source system to the destination system. Therefore, in order to recover the original message, error correction is needed. The 1993 introduction of

turbo codes marked a revolution in channel coding methods and a turning point for contemporary digital telecommunication. One of the most effective error-correcting codes now in use is Turbo. With its ability to attain close channel capacity by iterative decoding using only simple component code, Turbo Codes has influenced the coding community. A turbo encoder plus a turbo decoder make up the turbo coder architecture (Fig. 1). Two Recursive Convolutional Encoders (RSC) and an interleaver make up the encoder. In this work, Because a pseudo-random interleaver is utilized, the interleaved version of the code is typically large and jumbled, which improves random code speed. RSC encoders are used in turbo code implementation instead of traditional convolutional encoders since they provide low weight parity codes. The MAP algorithm is used to verify that the decoded data is error-free after decoding turbo encoded data, where faults are purposefully introduced.

II. LITERATURE REVIEW

Kavinilavu, Salivahanan, and Bhaaskaran in their work [1] develop and integrates the Convolutional encoder and Viterbi decoder. In Model Sim 10.0e they have

planned and modeled and synthesized using XILINX-ISE 12.4i. Max Log MAP algorithm-based turbo decoder output variations on implemented with fixed point, Vedic and Booth multipliers have been presented by authors in paper [2]. A basic turbo coding strategy is proposed in [3] to maximize the error quality of a standard rate-1/3 turbo code. In the paper [4] the authors introduced the high-speed turbo SISO Decoder. Standardization operation was applied to state metric branch values rather than branch metric values. A minimum- power, and area-efficient turbo soft-output (SISO) decoder based on the Viterbi algorithm are proposed in [5]. The paper presents the implementation of SOVA decoder for different constraint lengths. Compared to a conventional SOVA decoder application, simulation results show power savings and area savings. The designers in [6] developed a turbo decoder architecture in which utilizes both parallel SISO decoder tier and parallel trellis stage level. In the LTE-Advanced standard, the authors in paper [7] present the design and implementation of a memory reduced Turbo decoder on the field programmable gate array (FPGA). In this paper [8] the author presents a summary of the architecture issues relevant to turbo decoders. As a feature of the code's key parameter, an evaluation of different types of turbo decoders is carried out. The authors in paper [9] proposed a new low-complexity Min-Log-MAP algorithm variant in their study. The encoding of tail-biting codes using hierarchical input encoders is done in paper [10], which is an important design criterion. Authors in their work [11] explore the different methods used in turbo codes to end trellis in the recursive systematic convolutional encoders. With minimum generator polynomials, the author in [12] has achieved very low rate convolutional codes. For different code rates and for different constraint lengths, the authors in the paper [13], the

Sum Product Algorithm (SPA) and One Step Majority Logic Decoding Algorithm (OSMLGD) is put together to decode the LDPC codes and their individual performances were compared.

III. IMPLEMENTATION

A. Architecture of Turbo Coder

The Basic Block Diagram of Turbo Coder consists of Turbo Encoder and Turbo Decoder. A channel for transmitting data from encoder to decoder. Turbo encoder produces an encoded output which is input to turbo decoder, that produces a decoded output by removing the errors and reducing the number of iterations by using MAP Algorithm and get back the original output.

The Encoder produces a codeword with randomlike properties. Two identical Recursive convolutional encoder(RSC) and a pseudo random inter-leaver constitutes the turbo encoder. The Decoder makes use of soft-output values and iterative decoding. It consists of two modules of SISO decoders together with two pseudo random inter-leaver and a pseudo random deinter-leaver.




Fig. 1. Turbo Coder Block diagram




Fig. 2. Turbo Encoder Block Diagram

Turbo encoder produces an encoded output which is an input to turbo decoder. A turbo code is formed from the parallel concatenation of two codes separated by an inter-leaver. The two encoders normally used are identical. Encoders are recursive systematic convolutional codes (RSC). The inter-leaver reads the bits in a pseudo-random order. The fundamental turbo code encoder is built using two recursive systematic convolutional (RSC) codes with parallel concatenation.

LTE employs a 1/3 rate parallel concatenated turbo code. Each RSC works on two different data. Original data is provided to first encoder, while the second encoder receives the interleaved version of input data. A specified algorithm is used to scramble the data bits and the method is called interleaving.




Fig. 3. Turbo Decoder Block diagram

B. SISO Decoder


A Turbo decoder consists of two single soft-in soft-out (SISO) decoders that work iteratively. The output of the first (upper decoder) feeds into the second to form a Turbo decoding iteration. Turbo codes are decoded using a method called the Maximum Likelihood Detection or MLD. Filtered signal is fed to the decoders, and the decoders work on the signal amplitude to output a soft “decision” The a priori probabilities of the input symbols is used, and a soft

output indicating the reliability of the decision is calculated which is then iterated between the two decoders. The form of MLD decoding used by turbo codes is called the Maximum a-posteriori Probability or MAP. However, ML decoder is often too complex to be implemented for turbo decoding because of the very complex trellis structure caused by the interleaver between the two constituent codes (CCs). In iterative decoding algorithm the two constituent decoders are used to perform SISO decoding over the coded sequences generated by the two CCs respectively, where the reliability information is exchanged between them during the decoding iterations.

The Soft output Viterbi Algorithm

The Soft-Output Viterbi Algorithm (SOVA) is a modified Viterbi Algorithm which can not only take in soft quantized samples but also provide soft decision outputs along with the hard decision. The SOVA can generate the hard decision in the same way as the Viterbi Algorithm. In addition, it can generate the reliability of the hard decision, which is named as the Soft-Output. The Soft-Output can be provided to its successor to improve the decoding performance of the concatenated decoder. At time k , the ACSU in the Viterbi decoder selects a path with larger path metric between the two paths merging at the same states (It should be noticed that SOVA requires soft input. So the ACSU in the decoder should select the path with larger path metric). Without loss of generality, we assume path 1 is selected the survivor (that is, the path metric of path 1 is larger). The probability of selecting the wrong path (path 2) as the

$$P_{s,k} = \frac{e^{-\Gamma_{s,k}(2)}}{e^{-\Gamma_{s,k}(1)} + e^{-\Gamma_{s,k}(2)}} = \frac{1}{1 + e^{\Delta_{s,k}}} \leq \frac{1}{2}, \quad \Delta_{s,k} = |\Gamma_{s,k}(2) - \Gamma_{s,k}(1)| \geq 0$$



So, there are 5 positions where the information bit of path 1 differs from path 2, and the Viterbi decoder made errors in those 5 positions with probability

$$P_{0,9} = \frac{e^{-17}}{e^{-23} + e^{-17}} = \frac{1}{1 + e^6} \approx 0.0025$$

SOVA is an algorithm derived from Viterbi algorithm family. Viterbi is an efficient hard decision algorithm for implementing trellis decoding. Since it only produces hard decisions, but the component decoders of turbo decoders should output soft values, Viterbi algorithm cannot be applied to SISO unit directly. SOVA uses a modified path metric which takes into account the a-priori probabilities of the input symbols, and produces a soft output indicating the reliability of the decision.

In Viterbi algorithm, only the survivor path metric is stored and the value of the loser is discarded. For this reason, information about the reliability of the selected path becomes unknown. Different from Viterbi, SOVA saves not only the survivor path metric, but also the path metric difference at each place where 2 paths merge. These path metric differences are later used to produce soft output. Larger the difference, stronger is the confidence value of the decision made for that transition. When reconstructing the most likely path, the hard decisions are used, as in Viterbi decoding,

starting at the end of trellis (the solid line). For producing soft information, we use the differences between the most likely path and the most likely path when choosing the other path in first step (dashed line). By calculating the differences between the two paths until they converge, a measurement for the reliability of the decision is obtained.




Fig 4: The decoding procedure of SOVA

C. Interleaver

For turbo codes, an interleaver is used between the two component encoders. The interleaver is used to provide randomness to the input sequences. Also, it is used to increase the weights of the code words systematic code




Fig 5: An illustrative example of an interleaver's capability

Types of Interleaver:

1.Matrix Interleaver: Matrix Interleaver is a type of block interleaver that performs interleaving by filling the input symbols row by row in a matrix of m rows and n columns and then output of the interleaver is read column

for logic synthesis and analysis in digital designs. The Encounter tool is used for physical design (floor layout, placement, and routing). The Cadence implementation tool takes a netlist as input and performs optimization, placement, and routing.

The screenshot displays the NetworkMiner tool interface. At the top, there is a toolbar with various icons for file operations and a search bar. Below the toolbar, a table lists network flows with columns for Name, Value, and a series of checkboxes. The flows are categorized by their source and destination IP addresses, and the checkboxes indicate the status of various network parameters.

Name	Value	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452
------	-------	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Fig 6: Simulation Result of Turbo coder

The screenshot displays the Vivado IDE interface with a schematic diagram titled 'Schematic'. The diagram illustrates a system with two main blocks: 'Tap_Cancellation_Encoder' and 'Tap_Vectors_Decoder'. The 'Tap_Cancellation_Encoder' block contains an 'Encoder' and a 'Decoder'. The 'Encoder' takes a 'Primary_In[1:1]' input and a 'Clk' input, and outputs 'Encoded_Out[1:1]'. The 'Decoder' takes 'Encoded_Out[1:1]' and 'Clk' as inputs and outputs 'Decoded_Out[1:1]'. The 'Tap_Vectors_Decoder' block contains a 'Decoder' that takes 'Decoded_Out[1:1]' and 'Clk' as inputs and outputs 'Decoded_Out[1:1]'. The diagram is titled 'Schematic' and shows a '2:00:00' time.



Fig 8: Schematic of Turbo Encoder

53 | Page




Fig 9: Schematic of Turbo Decoder

V. CONCLUSION

The Turbo encoder and Decoders are designed and simulated in Verilog HDL using Xilinx Vivado2020.2 version for 8-bit input. Input information bits are given to Turbo encoder that encodes data and then transmitted to Turbo Decoder through channel to obtain 24-bit output data. At decoder, the received data may contain errors, which are decoded using SOVA algorithm to obtain original information. Here, the decoder successfully corrects the error and retrieves the original message. Synthesis is done in Xilinx Vivado 2020.2 and results are tabulated.

REFERENCES

- [1] V. Kavinilavu¹, S. Salivahanan, V. S. Kanchana Bhaaskaran², Samiappa Sakthikumaran, B. Brindha and C. Vinoth "Implementation of Convolutional Encoder and Viterbi Decoder using Verilog HDL ", IEEE 3rd International Conference on Electronics Computer Technology,2011
- [2] Aswathy Narayanan ; Senthil Murugan ; Ramesh Bhakthavatchalu, "Low Latency Max Log MAP based Turbo Decoder", International Conference on

Communication and Signal Processing (ICCSP),2019

- [3] C. Tanriover ; B. Honary ; Jun Xu ; Shu Lin", "Improving turbo code error performance by multifold coding",IEEE Communications Letters, 2002
- [4] Shweta Ramteke ; Sandeep Kakde ; Yogesh Suryawanshi , "HDL Implementation of Turbo Decoder Using Soft Output Viterbi Algorithm",2015.
- [5] J.H. Han ; A.T. Erdogan ; T. Arslan , "Power and area efficient turbo decoder implementation for mobile wireless systems", IEEE Workshop on Signal Processing Systems Design and Implementation,2005
- [6] Cheng-Chi Wong ; Ming-Wei Lai ; Chien-Ching Lin ; Hsieh-Chia Chang ; Chen-Yi Lee, "Turbo Decoder Using Contention-Free Interleaver and Parallel Architecture",IEEE Journal of Solid-State Circuits",2010
- [7] Yaqin Shi ; Ming Zhan ; Jie Zeng , "FPGA Implementation and Power Estimation of a Memory-Reduced LTE-Advanced Turbo Decoder", IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData), 2018.
- [8] E. Boutillon, C. Douillard, and G. Montorsi , "Iterative decoding of concatenated convolutional codes: Implementation issues",Proc. IEEE, vol. 95, no. 6, pp. 1201–1227,June, 2007
- [9] Rami Klaimi ; Charbel Abdel Nour ; Catherine Douillard ; Joumana Farah , "Low-complexity decoders for non-binary turbo codes" ,IEEE 10th International Symposium on Turbo Codes Iterative Information Processing (ISTC), 2018



- [10] Maria Kovaci ; Horia Balta, "Performance of trellis termination methods for RSC component encoders of turbo codes", 10th International Symposium on Electronics and Telecommunications, IEEE, 2012
- [11] L. Dinoi and S. Benedetto, "Variable-size interleaver design for parallel turbo decoder architectures", IEEE Global Telecommunications Conf., Nov. 2004, pp. 3108–3112, 2004
- [12] Neha.S, Pargunarajan.K "Hybrid sub-optimal decoding technique for LDPC codes", Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2016, 2 August 2016, Article number 7530160.
- [13] Priyadarshini, N. Pargunarajan, K., "A Constrained Search Algorithm for Selection of Optimal Generators in Convolutional Encoder," International Journal of Computer Science Engineering and Technology (IJCSET), July 2011, Vol 1, Issue 6, 324-326.